C8051F32x firmware infrastructure
Sign in or create your account | Project List | Help
C8051F32x firmware infrastructure Git Source Tree
Root/
| 1 | /* |
| 2 | * common/regs-f320.h - C8051F320 register definitions |
| 3 | * |
| 4 | * Written 2008 by Werner Almesberger |
| 5 | * Copyright 2008 Werner Almesberger |
| 6 | * |
| 7 | * This program is free software; you can redistribute it and/or modify |
| 8 | * it under the terms of the GNU General Public License as published by |
| 9 | * the Free Software Foundation; either version 2 of the License, or |
| 10 | * (at your option) any later version. |
| 11 | */ |
| 12 | |
| 13 | |
| 14 | #ifndef REGS_F320_H |
| 15 | #define REGS_F320_H |
| 16 | |
| 17 | #include <mcs51/C8051F320.h> |
| 18 | #include "regs-f32x.h" |
| 19 | |
| 20 | |
| 21 | /* RSTSRC, extending f32x */ |
| 22 | #define WDTRSF 0x08 /* Watchdog Timer Reset Flag */ |
| 23 | #define C0RSEF 0x20 /* Comparator0 Reset Enable and Flag */ |
| 24 | |
| 25 | /* XBR0 */ |
| 26 | #define URT0E 0x01 /* UART I/O Output Enable */ |
| 27 | #define SPI0E 0x02 /* SPI I/O Enable */ |
| 28 | #define SMB0E 0x04 /* SMBus I/O Enable */ |
| 29 | #define SYSCKE 0x08 /* nSYSCLK Output Enable */ |
| 30 | #define CP0E 0x10 /* Comparator0 Output Enable */ |
| 31 | #define CP0AE 0x20 /* Comparator0 Asynchronous Output Enable */ |
| 32 | #define CP1E 0x40 /* Comparator1 Output Enable */ |
| 33 | #define CP1AE 0x80 /* Comparator1 Asynchronous Output Enable */ |
| 34 | |
| 35 | /* XBR1 */ |
| 36 | #define ECIE 0x08 /* PCA0 External Counter Input Enable */ |
| 37 | #define T0E 0x10 /* T0 Enable */ |
| 38 | #define T1E 0x20 /* T1 Enable */ |
| 39 | #define XBARE 0x40 /* Crossbar Enable */ |
| 40 | #define WEAKPUD 0x80 /* Port I/O Weak Pull-up Disable */ |
| 41 | |
| 42 | /* TMOD, extending f32x */ |
| 43 | #define C_T0 0x04 /* Counter/Timer Select */ |
| 44 | |
| 45 | /* CKCON, extending f32x */ |
| 46 | #define T2ML 0x10 /* Timer 2 Low Byte Clock Select */ |
| 47 | #define T2MH 0x20 /* Timer 2 High Byte Clock Select */ |
| 48 | #define T3ML 0x40 /* Timer 3 Low Byte Clock Select */ |
| 49 | #define T3MH 0x80 /* Timer 3 High Byte Clock Select */ |
| 50 | |
| 51 | #endif /* REGS_F320_H */ |
| 52 |
Branches:
master
