Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Change Log
Age | Message |
---|---|
12 years 9 months | First functional example, ADC an Framebuffer Test |
Commit 8d955642537c03b7260a21700a697f5d85ae6c58,
by Juan64Bits
|
|
12 years 9 months | Adding PS2, capacitive keyboard examples |
12 years 10 months | Adding bases to the code generator. Code text edit, fixing input/output ID control, etc. |
Commit 2efe106cf30654a74ec979a00de820e2aca3021e,
by Juan64Bits
|
|
12 years 10 months | Updating prototype of SIE code generator. |
Commit 9d578912b727722b22319832985451a79ec35747,
by Juan64Bits
|
|
12 years 10 months | Adding RFM22b Example. |
Commit d302857917a2b807e56170eafb7db39e08844b59,
by Juan64Bits
|
|
12 years 10 months | Adding RFM22b Example. |
Commit b0be1219417554cc3215a4f4c0342d1a2192e522,
by Juan64Bits
|
|
12 years 11 months | First commit for sie code generator project. |
Commit 32a206d1b00a98d3b9591ae566f0e62028b081eb,
by Juan64Bits
|
|
12 years 11 months | Removing MM lm32 board |
12 years 11 months | fixing xmode initial delay |
12 years 11 months | Fixing cai9n loader for lm32 errors |
Commit 43de1a582cae639ee5d44fafba2bccd110b9460f,
by Carlos Camargo
|
|
12 years 11 months | lm32 loader |
12 years 11 months | logic fixed |
Commit ece832aa3a3866378a14232abb21e6adc498f9ab,
by César Pedraza
|
|
12 years 11 months | fixed logic for Evalfit peripheral |
Commit 5fbd9db02f9bc966892cf290383d940e7e990da4,
by César Pedraza
|
|
12 years 11 months | .. |
Commit c48feff62c7e8a7b8a432184839eae88c58f6343,
by César Pedraza
|
|
12 years 11 months | Adding bootloader for lm32 |
12 years 11 months | Removing battery circuit Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V Adding USB - DC jack switching circuit: When USB cable is plugged in: USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V When DC WALL ADAPTER is pugged in: USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out. if plugg USB cable and DC wall adapter: USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out. USB_5V & VBAT are isolated |
12 years 11 months | Fixing some errors on SAKC Examples |
12 years 11 months | fixing DRC errors |
12 years 11 months | Adding SPI serial flash component x25x64mb.lib |
12 years 11 months | Change ADC from Texas to Microchip MCP3008. Adding mcp3008 component Adding SPI seerial flash X25X64MB. Adding hierarchical label SRAM_CS, we want to use a serial SRAM for FPGA. |
12 years 11 months | Adding serial flash to FPGA |
12 years 11 months | Merging J6 and J7 in J67 4x2 connector. |
12 years 11 months | Connecting FPGA GPIOs to U6 (max3223) allowing RS232 serial
communication Change J6-J7 layout allowing the creation of a serial communication channel between ingenic CPU and FPGA. Changing LCD analog ground, according to LCD datasheet |
12 years 11 months | Adding evolvable hardware example |
Commit 1f2712e4de97836c6e99779486cad2be794228a6,
by Carlos Camargo
|
|
12 years 11 months | Adding qmake.conf sample file |
Commit 5459532f078bf4e35ca36e00c1c5494dbb7ae483,
by Carlos Camargo
|
Branches:
master