Root/Examples/sram/logic/Makefile

Source at commit 717c35e2389243414c45cbefd3f3ed2162dda6cd created 13 years 10 months ago.
By Carlos Camargo, Adding post route simulation to FPGA examples
1DESIGN = sram_bus
2PINS = sram_bus.ucf
3DEVICE = xc3s250e-VQ100-4
4BGFLAGS = -g TdoPin:PULLNONE -g DonePin:PULLUP \
5                  -g CRC:enable -g StartUpClk:CCLK
6
7SIM_CMD = /opt/cad/modeltech/bin/vsim
8SIM_COMP_SCRIPT = simulation/$(DESIGN)_TB.do
9SIMGEN_OPTIONS = -p $(FPGA_ARCH) -lang $(LANGUAGE)
10SAKC_IP = 192.168.254.101
11
12SRC = sram_bus.v
13 
14all: bits
15
16remake: clean-build all
17
18clean:
19    rm -f *~ */*~ a.out *.log *.key *.edf *.ps trace.dat
20    rm *.bit
21
22clean-build: clean
23    rm -rf build
24
25cleanall: clean
26    rm -rf build $(DESIGN).bit
27
28bits: $(DESIGN).bit
29
30#
31# Synthesis
32#
33build/project.src:
34    @[ -d build ] || mkdir build
35    @rm -f $@
36    for i in $(SRC); do echo verilog work ../$$i >> $@; done
37    for i in $(SRC_HDL); do echo VHDL work ../$$i >> $@; done
38
39build/project.xst: build/project.src
40    echo "run" > $@
41    echo "-top $(DESIGN) " >> $@
42    echo "-p $(DEVICE)" >> $@
43    echo "-opt_mode Area" >> $@
44    echo "-opt_level 1" >> $@
45    echo "-ifn project.src" >> $@
46    echo "-ifmt mixed" >> $@
47    echo "-ofn project.ngc" >> $@
48    echo "-ofmt NGC" >> $@
49    echo "-rtlview yes" >> $@
50
51build/project.ngc: build/project.xst $(SRC)
52    cd build && xst -ifn project.xst -ofn project.log
53
54build/project.ngd: build/project.ngc $(PINS)
55    cd build && ngdbuild -p $(DEVICE) project.ngc -uc ../$(PINS)
56
57build/project.ncd: build/project.ngd
58    cd build && map -pr b -p $(DEVICE) project
59
60build/project_r.ncd: build/project.ncd
61    cd build && par -w project project_r.ncd
62
63build/project_r.twr: build/project_r.ncd
64    cd build && trce -v 25 project_r.ncd project.pcf
65
66$(DESIGN).bit: build/project_r.ncd build/project_r.twr
67    cd build && bitgen project_r.ncd -l -w $(BGFLAGS)
68    @mv -f build/project_r.bit $@
69
70build/project_r.v: build/project_r.ncd
71    cd build && netgen -sim -ofmt vhdl project_r.ncd -pcf project.pcf && ngd2ver project.ngd -w project.v
72
73sim:
74    cd simulation; $(SIM_CMD) -do $(DESIGN)_TB.do
75
76timesim: build/project_r.v
77    cd simulation; $(SIM_CMD) -do $(DESIGN)_TIMING_TB.do
78
79upload: $(DESIGN).bit
80    scp $(DESIGN).bit root@$(SAKC_IP):
81

Archive Download this file

Branches:
master



interactive