Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
Source at commit acf516e created 13 years 6 months ago. By Carlos Camargo, Fixing some examples, adding scripts for compiling xilinx libs with ghdl | |
---|---|
1 | #!/bin/sh |
2 | # $Id: xilinx_ghdl_unisim 88 2007-10-12 20:37:45Z mueller $ |
3 | # |
4 | if [ -z "$XILINX" ] |
5 | then |
6 | echo "XILINX not defined" |
7 | exit 1 |
8 | fi |
9 | # |
10 | cd $XILINX |
11 | echo "============================================================" |
12 | echo "* Build ghdl UNISIM libs for $XILINX" |
13 | echo "============================================================" |
14 | # |
15 | if [ ! -d ghdl ] |
16 | then |
17 | mkdir ghdl |
18 | fi |
19 | # |
20 | cd $XILINX/ghdl |
21 | if [ ! -d unisim ] |
22 | then |
23 | mkdir unisim |
24 | fi |
25 | # |
26 | cd $XILINX/ghdl/unisim |
27 | cp $XILINX/vhdl/src/unisims/unisim_VCOMP.vhd . |
28 | cp $XILINX/vhdl/src/unisims/unisim_VPKG.vhd . |
29 | # |
30 | if [ ! -d unisim_vital_chop ] |
31 | then |
32 | mkdir unisim_vital_chop |
33 | fi |
34 | cd unisim_vital_chop |
35 | xilinx_vhdl_chop $XILINX/vhdl/src/unisims/unisim_VITAL.vhd |
36 | # |
37 | cd .. |
38 | echo "# ghdl ... unisim_VCOMP.vhd" |
39 | ghdl -a --ieee=synopsys --work=unisim unisim_VCOMP.vhd |
40 | echo "# ghdl ... unisim_VPKG.vhd" |
41 | ghdl -a --ieee=synopsys --work=unisim unisim_VPKG.vhd |
42 | |
43 | for file in `find unisim_vital_chop -name "*.vhd"` |
44 | do |
45 | echo "# ghdl ... $file" |
46 | ghdl -a -fexplicit --ieee=synopsys --work=unisim 2>&1 $file |\ |
47 | tee $file.ghdl.log |
48 | done |
49 | # |
50 | echo "--- scan for compilation errors:" |
51 | find unisim_vital_chop -name "*.ghdl.log" | xargs grep error |
52 | # |
53 |
Branches:
master