Hardware Design: SIE
Sign in or create your account
|
Project List
|
Help
Project Home
Downloads
Documentation
Issues
Source
Code Review
Source Tree
|
Change Log
|
How To Get The Code
Hardware Design: SIE Git Source Tree
Root
/
Examples
/
blink
/
logic
/
blink.v
1
`timescale 1ns / 1ps
2
module blink(clk, reset, led);
3
input clk, reset;
4
output led;
5
6
reg [24:0] counter;
7
always @(posedge clk) begin
8
if (~reset)
9
counter <= {25{1'b0}};
10
else
11
counter <= counter + 1;
12
end
13
assign led = counter[24];
14
15
endmodule
16
17
Download this file
Branches:
master
Main page
Current events
Mailing lists
Planet
Projects server
interactive
About Qi
Recent changes
Contact Qi
Help