Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | PCBNEW-LibModule-V1 23/2/2010-02:41:53 |
| 2 | $INDEX |
| 3 | J6 |
| 4 | $EndINDEX |
| 5 | $MODULE J6 |
| 6 | Po 0 0 0 15 43C58C74 4B834065 ~~ |
| 7 | Li J6 |
| 8 | Sc 4B834065 |
| 9 | AR |
| 10 | Op 0 0 0 |
| 11 | T0 0 -79 157 157 -1800 20 N V 21 "J6" |
| 12 | T1 0 118 118 118 -1800 20 N I 21 "HEADER 4" |
| 13 | DS 3450 500 -550 500 80 21 |
| 14 | DS -550 500 -550 -500 80 21 |
| 15 | DS -550 -500 3450 -500 80 21 |
| 16 | DS 3450 -500 3450 500 80 21 |
| 17 | DS 3450 500 -550 500 80 26 |
| 18 | DS -550 500 -550 -500 80 26 |
| 19 | DS -550 -500 3450 -500 80 26 |
| 20 | DS 3450 -500 3450 500 80 26 |
| 21 | DS -640 590 3490 590 10 24 |
| 22 | DS 3490 590 3490 -540 10 24 |
| 23 | DS 3490 -540 -640 -540 10 24 |
| 24 | DS -640 -540 -640 590 10 24 |
| 25 | DS -600 550 -550 500 80 21 |
| 26 | DS -600 550 -550 500 80 26 |
| 27 | $PAD |
| 28 | Sh "1" R 540 540 0 0 0 |
| 29 | Dr 340 0 0 |
| 30 | At STD N 0CC08001 |
| 31 | Ne 52 "TX1" |
| 32 | Po 0 0 |
| 33 | $EndPAD |
| 34 | $PAD |
| 35 | Sh "2" C 540 540 0 0 0 |
| 36 | Dr 340 0 0 |
| 37 | At STD N 0CC08001 |
| 38 | Ne 53 "RX1" |
| 39 | Po 1000 0 |
| 40 | $EndPAD |
| 41 | $PAD |
| 42 | Sh "3" C 540 540 0 0 0 |
| 43 | Dr 340 0 0 |
| 44 | At STD N 0CC08001 |
| 45 | Ne 1 "GND" |
| 46 | Po 2000 0 |
| 47 | $EndPAD |
| 48 | $PAD |
| 49 | Sh "4" C 540 540 0 0 0 |
| 50 | Dr 340 0 0 |
| 51 | At STD N 0CC08001 |
| 52 | Ne 8 "3.3V" |
| 53 | Po 3000 0 |
| 54 | $EndPAD |
| 55 | $EndMODULE J6 |
| 56 | $EndLIBRARY |
| 57 |
Branches:
master
