Hardware Design: SIE

Hardware Design: SIE Git Source Tree

Root/KICAD_design_files/SAKC_PCB_v2/D_CONVERTER.sch

1	EESchema Schematic File Version 2 date Sat 09 Oct 2010 05:37:16 PM COT
2	LIBS:power
3	LIBS:header_40
4	LIBS:device
5	LIBS:conn
6	LIBS:linear
7	LIBS:regul
8	LIBS:74xx
9	LIBS:cmos4000
10	LIBS:adc-dac
11	LIBS:memory
12	LIBS:xilinx
13	LIBS:special
14	LIBS:microcontrollers
15	LIBS:dsp
16	LIBS:microchip
17	LIBS:analog_switches
18	LIBS:motorola
19	LIBS:texas
20	LIBS:intel
21	LIBS:audio
22	LIBS:interface
23	LIBS:digital-audio
24	LIBS:philips
25	LIBS:display
26	LIBS:cypress
27	LIBS:siliconi
28	LIBS:contrib
29	LIBS:valves
30	LIBS:x25x64mb
31	LIBS:mcp3008
32	LIBS:o_analog
33	LIBS:tm2301n
34	LIBS:tl780-05ckttr
35	LIBS:SAKC-cache
36	EELAYER 24 0
37	EELAYER END
38	$Descr A4 11700 8267
39	Sheet 5 9
40	Title ""
41	Date "9 oct 2010"
42	Rev ""
43	Comp ""
44	Comment1 ""
45	Comment2 ""
46	Comment3 ""
47	Comment4 ""
48	$EndDescr
49	Text GLabel 9580 2940 2 20 BiDi ~ 0
50	GND
51	Text HLabel 9580 2830 0 20 BiDi ~ 0
52	GND
53	Wire Wire Line
54	9580 2940 9580 2830
55	Text GLabel 7000 2800 2 20 BiDi ~ 0
56	GND
57	Text GLabel 6840 3710 0 20 BiDi ~ 0
58	GND
59	Connection ~ 9650 3150
60	Wire Wire Line
61	9750 3150 9400 3150
62	Wire Wire Line
63	9350 3750 9650 3750
64	Wire Wire Line
65	9650 3750 9650 3700
66	Connection ~ 6660 1640
67	Wire Wire Line
68	6900 1640 6640 1640
69	Wire Wire Line
70	6660 1840 6900 1840
71	Wire Bus Line
72	9050 1740 9050 2440
73	Wire Wire Line
74	5950 2800 5600 2800
75	Wire Wire Line
76	6900 2240 6540 2240
77	Wire Wire Line
78	6900 1940 6540 1940
79	Wire Wire Line
80	6900 2040 6540 2040
81	Wire Wire Line
82	6900 2140 6540 2140
83	Wire Wire Line
84	7000 2800 6550 2800
85	Wire Wire Line
86	7090 3610 6840 3610
87	Wire Wire Line
88	8790 3460 8890 3460
89	Wire Wire Line
90	6430 3410 7090 3410
91	Wire Wire Line
92	8790 3560 9190 3560
93	Wire Wire Line
94	8790 3660 9190 3660
95	Wire Wire Line
96	7090 3510 6420 3510
97	Wire Wire Line
98	8790 3360 8990 3360
99	Wire Wire Line
100	8890 3460 8890 3360
101	Connection ~ 8890 3360
102	Wire Bus Line
103	9050 2440 9100 2440
104	Wire Wire Line
105	8950 2240 8500 2240
106	Wire Wire Line
107	8950 2040 8500 2040
108	Wire Wire Line
109	8950 1840 8500 1840
110	Wire Wire Line
111	8950 1640 8500 1640
112	Wire Wire Line
113	8950 1740 8500 1740
114	Wire Wire Line
115	8950 1940 8500 1940
116	Wire Wire Line
117	8950 2140 8500 2140
118	Wire Wire Line
119	8950 2340 8500 2340
120	Wire Wire Line
121	6660 1640 6660 1740
122	Wire Wire Line
123	6660 1740 6900 1740
124	Wire Wire Line
125	6660 2340 6900 2340
126	Wire Wire Line
127	9650 3150 9650 3300
128	Wire Wire Line
129	6840 3710 7090 3710
130	Text HLabel 9750 3150 2 30 BiDi ~ 0
131	3V3
132	Text Label 6880 3710 0 30 ~ 0
133	D_GND
134	Text HLabel 6480 3960 0 30 BiDi ~ 0
135	SRAM_CS
136	Text Label 9400 3750 0 40 ~ 0
137	D_GND
138	Text GLabel 9400 3150 0 20 BiDi ~ 0
139	3V3
140	$Comp
141	L C C76
142	U 1 1 4CAB0DB2
143	P 9650 3500
144	F 0 "C76" H 9700 3600 50 0000 L CNN
145	F 1 "100n" H 9700 3400 50 0000 L CNN
146	1 9650 3500
147	1 0 0 1
148	$EndComp
149	Text HLabel 6430 3410 0 30 BiDi ~ 0
150	SFLASH_CS
151	Text Label 6560 2240 0 40 ~ 0
152	ADC_CS
153	Text Label 6560 2140 0 40 ~ 0
154	ADC_SDIN
155	Text Label 6560 2040 0 40 ~ 0
156	ADC_SDOUT
157	Text Label 6560 1940 0 40 ~ 0
158	ADC_SCLK
159	Text Label 6680 2340 0 40 ~ 0
160	D_GND
161	Text Label 6680 1840 0 40 ~ 0
162	A_GND
163	Text Label 6640 2800 0 40 ~ 0
164	D_GND
165	Text Label 5700 2800 0 40 ~ 0
166	A_GND
167	Text Label 8570 2340 0 40 ~ 0
168	ANALOG7
169	Text Label 8570 2240 0 40 ~ 0
170	ANALOG6
171	Text Label 8560 2140 0 40 ~ 0
172	ANALOG5
173	Text Label 8560 2040 0 40 ~ 0
174	ANALOG4
175	Text Label 8560 1940 0 40 ~ 0
176	ANALOG3
177	Text Label 8560 1840 0 40 ~ 0
178	ANALOG2
179	Text Label 8550 1740 0 40 ~ 0
180	ANALOG1
181	Text Label 8540 1640 0 40 ~ 0
182	ANALOG0
183	Entry Wire Line
184	8950 1640 9050 1740
185	Entry Wire Line
186	8950 1740 9050 1840
187	Entry Wire Line
188	8950 1840 9050 1940
189	Entry Wire Line
190	8950 1940 9050 2040
191	Entry Wire Line
192	8950 2040 9050 2140
193	Entry Wire Line
194	8950 2140 9050 2240
195	Entry Wire Line
196	8950 2240 9050 2340
197	Entry Wire Line
198	8950 2340 9050 2440
199	Text HLabel 9100 2440 2 30 BiDi ~ 0
200	ANALOG[0..7]
201	Text Label 9190 3660 2 40 ~ 0
202	ADC_SDIN
203	Text Label 6840 3410 2 40 ~ 0
204	SFLASH_CS
205	Text Label 6840 3510 2 40 ~ 0
206	ADC_SDOUT
207	$Comp
208	L X25X64MB U5
209	U 1 1 4CAA8B05
210	P 7940 3510
211	F 0 "U5" H 7940 3510 60 0000 C CNN
212	F 1 "X25X64MB" H 7940 3360 60 0000 C CNN
213	1 7940 3510
214	1 0 0 -1
215	$EndComp
216	Text GLabel 8990 3360 2 20 BiDi ~ 0
217	3V3
218	Text GLabel 6840 3610 0 20 BiDi ~ 0
219	3V3
220	Text Label 8910 3560 0 40 ~ 0
221	ADC_SCLK
222	$Comp
223	L MCP3008 U11
224	U 1 1 4CAA4935
225	P 7750 1940
226	F 0 "U11" H 7750 1940 60 0000 C CNN
227	F 1 "MCP3008" H 7750 1840 60 0000 C CNN
228	1 7750 1940
229	1 0 0 -1
230	$EndComp
231	Text GLabel 6640 1640 0 20 BiDi ~ 0
232	3.3V
233	Text HLabel 5600 2800 0 30 BiDi ~ 0
234	AN_GND
235	Text HLabel 6540 2240 0 30 BiDi ~ 0
236	ADC_CS
237	Text HLabel 6540 1940 0 30 BiDi ~ 0
238	ADC_SCLK
239	Text HLabel 6540 2140 0 30 BiDi ~ 0
240	ADC_SDIN
241	Text HLabel 6540 2040 0 30 BiDi ~ 0
242	ADC_SDOUT
243	$Comp
244	L INDUCTOR L12
245	U 1 1 4B7C62AC
246	P 6250 2800
247	F 0 "L12" V 6200 2800 40 0000 C CNN
248	F 1 "HZ0805C202R-00" V 6350 2800 40 0000 C CNN
249	1 6250 2800
250	0 -1 -1 0
251	$EndComp
252	$EndSCHEMATC
253

Download this file

Branches:
master

Hardware Design: SIE

Hardware Design: SIE Git Source Tree

Root/KICAD_design_files/SAKC_PCB_v2/D_CONVERTER.sch

interactive