Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | EESchema-LIBRARY Version 2.3 Date: 14/2/2010-16:56:51 |
| 2 | # |
| 3 | # TLV1548 |
| 4 | # |
| 5 | DEF TLV1548 U 0 40 Y Y 1 F N |
| 6 | F0 "U" -150 900 60 H V C C |
| 7 | F1 "TLV1548" 0 0 40 H V C C |
| 8 | DRAW |
| 9 | S -150 850 550 100 0 1 0 N |
| 10 | X VADC 20 200 1000 150 D 25 25 1 1 B |
| 11 | X REF- 13 700 250 150 L 25 25 1 1 B |
| 12 | X REF+ 14 700 300 150 L 25 25 1 1 B |
| 13 | X A7 8 700 450 150 L 25 25 1 1 B |
| 14 | X A6 7 700 500 150 L 25 25 1 1 B |
| 15 | X A5 6 700 550 150 L 25 25 1 1 B |
| 16 | X A4 5 700 600 150 L 25 25 1 1 B |
| 17 | X A3 4 700 650 150 L 25 25 1 1 B |
| 18 | X A2 3 700 700 150 L 25 25 1 1 B |
| 19 | X A1 2 700 750 150 L 25 25 1 1 B |
| 20 | X A0 1 700 800 150 L 25 25 1 1 B |
| 21 | X D_OUT 16 -300 250 150 R 25 25 1 1 B |
| 22 | X D_IN 17 -300 300 150 R 25 25 1 1 B |
| 23 | X I/OCLK 18 -300 450 150 R 25 25 1 1 B |
| 24 | X nCSTART 9 -300 500 150 R 25 25 1 1 B |
| 25 | X nCS 15 -300 550 150 R 25 25 1 1 B |
| 26 | X EOC 19 -300 600 150 R 25 25 1 1 B |
| 27 | X nINVCLK 11 -300 750 150 R 25 25 1 1 B |
| 28 | X FS 12 -300 800 150 R 25 25 1 1 B |
| 29 | X GND_ADC 10 200 -50 150 U 25 25 1 1 B |
| 30 | ENDDRAW |
| 31 | ENDDEF |
| 32 | # |
| 33 | #End Library |
| 34 |
Branches:
master
