Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | EESchema-LIBRARY Version 2.3 Date: Wed 28 Apr 2010 02:00:17 PM COT |
| 2 | # |
| 3 | # ATMEGA168V |
| 4 | # |
| 5 | DEF ATMEGA168V U 0 40 Y Y 1 F N |
| 6 | F0 "U" 0 100 60 H V C CNN |
| 7 | F1 "ATMEGA168V" 0 -50 60 H V C CNN |
| 8 | DRAW |
| 9 | S -700 700 700 -700 0 1 0 N |
| 10 | X PD2 32 -350 1000 300 D 30 30 1 1 B |
| 11 | X PD1 31 -250 1000 300 D 30 30 1 1 B |
| 12 | X PD0 30 -150 1000 300 D 30 30 1 1 B |
| 13 | X PC6/RESET 29 -50 1000 300 D 30 30 1 1 B |
| 14 | X PC5/SCL 28 50 1000 300 D 30 30 1 1 B |
| 15 | X PC4/SDA 27 150 1000 300 D 30 30 1 1 B |
| 16 | X PC3/ADC3 26 250 1000 300 D 30 30 1 1 B |
| 17 | X PC2/ADC2 25 350 1000 300 D 30 30 1 1 B |
| 18 | X PB5/SCK 17 1000 -350 300 L 30 30 1 1 B |
| 19 | X AVCC 18 1000 -250 300 L 30 30 1 1 B |
| 20 | X ADC6 19 1000 -150 300 L 30 30 1 1 B |
| 21 | X AREF 20 1000 -50 300 L 30 30 1 1 B |
| 22 | X GND2 21 1000 50 300 L 30 30 1 1 B |
| 23 | X ADC7 22 1000 150 300 L 30 30 1 1 B |
| 24 | X PC0/ADC0 23 1000 250 300 L 30 30 1 1 B |
| 25 | X PC1/ADC1 24 1000 350 300 L 30 30 1 1 B |
| 26 | X PB7 8 -1000 -350 300 R 30 30 1 1 B |
| 27 | X PB6 7 -1000 -250 300 R 30 30 1 1 B |
| 28 | X VCC1 6 -1000 -150 300 R 30 30 1 1 B |
| 29 | X GND1 5 -1000 -50 300 R 30 30 1 1 B |
| 30 | X VCC 4 -1000 50 300 R 30 30 1 1 B |
| 31 | X GND 3 -1000 150 300 R 30 30 1 1 B |
| 32 | X PD4 2 -1000 250 300 R 30 30 1 1 B |
| 33 | X OC2B/PD3 1 -1000 350 300 R 30 30 1 1 B |
| 34 | X OC0B/PD5 9 -350 -1000 300 U 30 30 1 1 B |
| 35 | X OC0A/PD6 10 -250 -1000 300 U 30 30 1 1 B |
| 36 | X AIN1/PD7 11 -150 -1000 300 U 30 30 1 1 B |
| 37 | X PB0 12 -50 -1000 300 U 30 30 1 1 B |
| 38 | X OC1A/PB1 13 50 -1000 300 U 30 30 1 1 B |
| 39 | X OC1B/PB2 14 150 -1000 300 U 30 30 1 1 B |
| 40 | X OC2A/MOSI/PB3 15 250 -1000 300 U 30 30 1 1 B |
| 41 | X MISO/PB4 16 350 -1000 300 U 30 30 1 1 B |
| 42 | ENDDRAW |
| 43 | ENDDEF |
| 44 | # |
| 45 | #End Library |
| 46 |
Branches:
master
