Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | EESchema-LIBRARY Version 2.3 Date: Thu 06 May 2010 12:51:42 PM COT |
| 2 | # |
| 3 | # RF-24G |
| 4 | # |
| 5 | DEF RF-24G U 0 40 Y Y 1 F N |
| 6 | F0 "U" -250 350 60 H V C CNN |
| 7 | F1 "RF-24G" -100 -350 60 H V C CNN |
| 8 | DRAW |
| 9 | S -300 300 300 -300 0 1 0 N |
| 10 | X DATA 6 600 -200 300 L 30 30 1 1 I |
| 11 | X DR1 7 600 -100 300 L 30 30 1 1 I |
| 12 | X DOUT2 8 600 0 300 L 30 30 1 1 I |
| 13 | X DR1 9 600 100 300 L 30 30 1 1 I |
| 14 | X VCC 10 600 200 300 L 30 30 1 1 I |
| 15 | X CLK1 5 -600 -200 300 R 30 30 1 1 I |
| 16 | X CS 4 -600 -100 300 R 30 30 1 1 I |
| 17 | X CLK2 3 -600 0 300 R 30 30 1 1 I |
| 18 | X CE 2 -600 100 300 R 30 30 1 1 I |
| 19 | X GND 1 -600 200 300 R 30 30 1 1 I |
| 20 | ENDDRAW |
| 21 | ENDDEF |
| 22 | # |
| 23 | #End Library |
| 24 |
Branches:
master
