Hardware Design: SIE

Hardware Design: SIE Git Source Tree

1	Cmp-Mod V01 Created by CVpcb (20090216-final) date = mié 22 sep 2010 15:03:47 COT
2
3	BeginCmp
4	TimeStamp = /4C9A3459;
5	Reference = J1;
6	ValeurCmp = HEADER_20X2;
7	IdModule = J19;
8	EndCmp
9
10	BeginCmp
11	TimeStamp = /4C9A34CA;
12	Reference = J2;
13	ValeurCmp = HEADER_2;
14	IdModule = J18;
15	EndCmp
16
17	BeginCmp
18	TimeStamp = /4C9A34A5;
19	Reference = J3;
20	ValeurCmp = HEADER_4;
21	IdModule = J7;
22	EndCmp
23
24	BeginCmp
25	TimeStamp = /4C9A34A9;
26	Reference = J4;
27	ValeurCmp = HEADER_4;
28	IdModule = J7;
29	EndCmp
30
31	BeginCmp
32	TimeStamp = /4C9A3321;
33	Reference = JS1;
34	ValeurCmp = MINI-DIN6PTH;
35	IdModule = SparkFun-MINI-DIN6;
36	EndCmp
37
38	BeginCmp
39	TimeStamp = /4C9A33C5;
40	Reference = JS2;
41	ValeurCmp = MINI-DIN6PTH;
42	IdModule = SparkFun-MINI-DIN6;
43	EndCmp
44
45	BeginCmp
46	TimeStamp = /4C9A308B;
47	Reference = R1;
48	ValeurCmp = 270;
49	IdModule = R1;
50	EndCmp
51
52	BeginCmp
53	TimeStamp = /4C9A32C5;
54	Reference = R2;
55	ValeurCmp = 270;
56	IdModule = R1;
57	EndCmp
58
59	BeginCmp
60	TimeStamp = /4C9A32D1;
61	Reference = R3;
62	ValeurCmp = 270;
63	IdModule = R1;
64	EndCmp
65
66	BeginCmp
67	TimeStamp = /4C9A32D6;
68	Reference = R4;
69	ValeurCmp = 270;
70	IdModule = R1;
71	EndCmp
72
73	BeginCmp
74	TimeStamp = /4C9A3558;
75	Reference = R5;
76	ValeurCmp = 10K;
77	IdModule = R1;
78	EndCmp
79
80	BeginCmp
81	TimeStamp = /4C9A3588;
82	Reference = R6;
83	ValeurCmp = 10K;
84	IdModule = R1;
85	EndCmp
86
87	BeginCmp
88	TimeStamp = /4C9A358F;
89	Reference = R7;
90	ValeurCmp = 10K;
91	IdModule = R1;
92	EndCmp
93
94	BeginCmp
95	TimeStamp = /4C9A359B;
96	Reference = R8;
97	ValeurCmp = 10K;
98	IdModule = R1;
99	EndCmp
100
101	EndListe
102

Branches:
master