Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | NET clk_in LOC = "P38"; |
| 2 | NET rst_in LOC = "P30"; |
| 3 | NET uart_write LOC = "P67"; |
| 4 | NET uart_read LOC = "P68"; |
| 5 | NET led LOC = "P44"; |
| 6 | NET irq_pin LOC = "P71"; |
| 7 | |
| 8 | #ADDRESS BUS |
| 9 | NET "addr<12>" LOC = "P90"; |
| 10 | NET "addr<11>" LOC = "P91"; |
| 11 | NET "addr<10>" LOC = "P85"; |
| 12 | NET "addr<9>" LOC = "P92"; |
| 13 | NET "addr<8>" LOC = "P94"; |
| 14 | NET "addr<7>" LOC = "P95"; |
| 15 | NET "addr<6>" LOC = "P98"; |
| 16 | NET "addr<5>" LOC = "P3"; |
| 17 | NET "addr<4>" LOC = "P2"; |
| 18 | NET "addr<3>" LOC = "P78"; |
| 19 | NET "addr<2>" LOC = "P79"; |
| 20 | NET "addr<1>" LOC = "P83"; |
| 21 | NET "addr<0>" LOC = "P84"; |
| 22 | |
| 23 | #DATA BUS |
| 24 | NET "sram_data<7>" LOC = "P4"; |
| 25 | NET "sram_data<6>" LOC = "P5"; |
| 26 | NET "sram_data<5>" LOC = "P9"; |
| 27 | NET "sram_data<4>" LOC = "P10"; |
| 28 | NET "sram_data<3>" LOC = "P11"; |
| 29 | NET "sram_data<2>" LOC = "P12"; |
| 30 | NET "sram_data<1>" LOC = "P15"; |
| 31 | NET "sram_data<0>" LOC = "P16"; |
| 32 | |
| 33 | #CONTROL BUS |
| 34 | |
| 35 | NET "nwe" LOC = "P88"; |
| 36 | NET "noe" LOC = "P86"; |
| 37 | NET "ncs" LOC = "P69"; |
| 38 | |
| 39 | #ADC |
| 40 | #NET "ADC_EOC" LOC = "P17"; |
| 41 | #NET "ADC_SCLK" LOC = "P18"; |
| 42 | #NET "ADC_SDIN" LOC = "P22"; |
| 43 | #NET "ADC_SDOUT" LOC = "P23"; |
| 44 | #NET "ADC_CS" LOC = "P24"; |
| 45 | #NET "ADC_CSTART" LOC = "P26"; |
| 46 | |
| 47 | |
| 48 |
Branches:
master
