Hardware Design: SIE

Hardware Design: SIE Git Source Tree

Root/sie_fs/usr/local/share/urjtag/freescale/mpc5200/mpc5200

1	#
2	# $Id$
3	#
4	# Copyright (C) 2002 ETC s.r.o.
5	#
6	# This program is free software; you can redistribute it and/or
7	# modify it under the terms of the GNU General Public License
8	# as published by the Free Software Foundation; either version 2
9	# of the License, or (at your option) any later version.
10	#
11	# This program is distributed in the hope that it will be useful,
12	# but WITHOUT ANY WARRANTY; without even the implied warranty of
13	# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14	# GNU General Public License for more details.
15	#
16	# You should have received a copy of the GNU General Public License
17	# along with this program; if not, write to the Free Software
18	# Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
19	# 02111-1307, USA.
20	#
21	# Written by Asier Llano <a.llano@usyscom.com>, 2004.
22	#
23	# Documentation:
24	# [1] Freescale, "Freescale MPC5200 Users Guide", Rev. 2, 08/2004
25	# Order Number: MPC5200UG
26	# [2] Freescale, "MPC5200BSDL", Rev. 1.2,
27	# Order Number: MPC5200BSDL
28	#
29
30	# see Table 2-1 in [1]
31	signal TEST_MODE_0 B02
32	signal TEST_MODE_1 A01
33	signal TEST_SEL_0 B01
34	signal TEST_SEL_1 C03
35	signal RTC_XTAL_IN C02
36	signal RTC_XTAL_OUT C01
37	signal TIMER_2 D03
38	signal TIMER_3 D02
39	signal TIMER_4 D01
40	signal TIMER_5 E03
41	signal TIMER_6 E02
42	signal TIMER_7 E01
43	signal USB_9 F03
44	signal USB_8 F02
45	signal USB_7 F01
46	signal USB_6 G04
47	signal USB_5 G03
48	signal USB_4 G02
49	signal USB_3 G01
50	signal USB_2 H03
51	signal USB_1 H02
52	signal USB_0 H01
53	signal ETH_17 J04
54	signal ETH_10 J03
55	signal ETH_4 J02
56	signal ETH_3 J01
57	signal ETH_2 K03
58	signal ETH_1 K02
59	signal ETH_0 K01
60	signal ETH_11 L04
61	signal ETH_5 L03
62	signal ETH_16 L02
63	signal ETH_9 L01
64	signal ETH_8 M03
65	signal ETH_12 M02
66	signal ETH_13 M01
67	signal ETH_14 N04
68	signal ETH_15 N03
69	signal ETH_6 N02
70	signal ETH_7 N01
71	signal IRQ0 P03
72	signal IRQ2 P02
73	signal IRQ1 P01
74	signal PCI_GNT_B R04
75	signal EXT_AD_30 R03
76	signal PCI_RESET_B R02
77	signal IRQ3 R01
78	signal EXT_AD_28 T03
79	signal EXT_AD_26 T02
80	signal PCI_CLOCK T01
81	signal EXT_AD_24 U03
82	signal PCI_IDSEL U02
83	signal PCI_REQ_B U01
84	signal EXT_AD_20 V02
85	signal EXT_AD_31 V01
86	signal EXT_AD_29 W01
87	signal EXT_AD_27 Y01
88	signal EXT_AD_25 W02
89	signal PCI_CBE_3_B Y02
90	signal EXT_AD_22 V03
91	signal EXT_AD_23 W03
92	signal EXT_AD_21 Y03
93	signal EXT_AD_18 V04
94	signal EXT_AD_16 W04
95	signal EXT_AD_19 Y04
96	signal PCI_FRAME_B V05
97	signal PCI_TRDY_B W05
98	signal EXT_AD_17 Y05
99	signal PCI_STOP_B V06
100	signal PCI_CBE_2_B W06
101	signal PCI_IRDY_B Y06
102	signal PCI_PAR V07
103	signal PCI_DEVSEL_B W07
104	signal PCI_PERR_B Y07
105	signal EXT_AD_15 U08
106	signal EXT_AD_13 V08
107	signal PCI_SERR_B W08
108	signal PCI_CBE_1_B Y08
109	signal EXT_AD_11 V09
110	signal EXT_AD_14 W09
111	signal EXT_AD_12 Y09
112	signal EXT_AD_9 V10
113	signal PCI_CBE_0_B W10
114	signal EXT_AD_10 Y10
115	signal EXT_AD_6 U11
116	signal EXT_AD_4 V11
117	signal EXT_AD_8 W11
118	signal EXT_AD_7 Y11
119	signal EXT_AD_2 V12
120	signal EXT_AD_5 W12
121	signal EXT_AD_3 Y12
122	signal EXT_AD_0 V13
123	signal EXT_AD_1 W13
124	signal LP_TS_B Y13
125	signal LP_ACK U14
126	signal LP_ALE_B V14
127	signal LP_CS0_B W14
128	signal LP_CS1_B Y14
129	signal LP_CS2_B V15
130	signal LP_CS3_B W15
131	signal LP_CS4_B Y15
132	signal LP_CS5_B V16
133	signal LP_RW W16
134	signal ATA_ISOLATION Y16
135	signal ATA_DRQ V17
136	signal ATA_IOW_B W17
137	signal ATA_IOR_B Y17
138	signal ATA_IOCHRDY W18
139	signal ATA_DACK_B Y18
140	signal ATA_INTRQ Y19
141	signal TIMER_0 Y20
142	signal I2C_1 W19
143	signal I2C_3 W20
144	signal TIMER_1 V18
145	signal I2C_0 V19
146	signal I2C_2 V20
147	signal MEM_MDQ_31 U18
148	signal MEM_MDQ_1 U19
149	signal MEM_MDQ_0 U20
150	signal MEM_MDQ_30 T18
151	signal MEM_MDQ_3 T19
152	signal MEM_MDQ_2 T20
153	signal MEM_MDQ_28 R17
154	signal MEM_MDQ_29 R18
155	signal MEM_MDQ_5 R19
156	signal MEM_MDQ_4 R20
157	signal MEM_MDQ_27 P18
158	signal MEM_MDQ_7 P19
159	signal MEM_MDQ_6 P20
160	signal MEM_MDQ_25 N17
161	signal MEM_MDQ_26 N18
162	signal MEM_DQM_0 N19
163	signal MEM_MDQS_0 N20
164	signal MEM_MDQ_24 M18
165	signal MEM_MDQ_14 M19
166	signal MEM_MDQ_15 M20
167	signal MEM_DQM_3 L17
168	signal MEM_MDQS_3 L18
169	signal MEM_MDQ_12 L19
170	signal MEM_MDQ_13 L20
171	signal MEM_MDQ_23 K18
172	signal MEM_MDQ_10 K19
173	signal MEM_MDQ_11 K20
174	signal MEM_MDQ_22 J17
175	signal MEM_MDQ_21 J18
176	signal MEM_MDQ_8 J19
177	signal MEM_MDQ_9 J20
178	signal MEM_MDQ_20 H18
179	signal MEM_DQM_1 H19
180	signal MEM_MDQS_1 H20
181	signal MEM_MDQ_18 G17
182	signal MEM_MDQ_19 G18
183	signal MEM_CLK G19
184	signal MEM_CLK_B G20 G19
185	signal MEM_MDQ_17 F18
186	signal MEM_MA_12 F19
187	signal MEM_CLK_EN F20
188	signal MEM_MDQ_16 E18
189	signal MEM_MA_9 E19
190	signal MEM_MA_11 E20
191	signal MEM_MDQS_2 D18
192	signal MEM_MA_7 D19
193	signal MEM_MA_8 D20
194	signal MEM_MA_6 C20
195	signal MEM_MA_5 C19
196	signal MEM_MA_4 B20
197	signal MEM_DQM_2 A20
198	signal MEM_CAS_B B19
199	signal MEM_WE_B A19
200	signal MEM_MBA_0 C18
201	signal MEM_CS_0_B B18
202	signal MEM_RAS_B A18
203	signal MEM_MA_0 C17
204	signal MEM_MA_10 B17
205	signal MEM_MBA_1 A17
206	signal MEM_MA_3 C16
207	signal MEM_MA_2 B16
208	signal MEM_MA_1 A16
209	signal GPIO_WKUP_6 C15
210	signal SYS_PLL_TPA B15
211	signal SYS_XTAL_IN A15
212	signal SYS_XTAL_OUT D14
213	signal SYS_PLL_AVSS C14
214	signal SYS_PLL_AVDD B14
215	signal SRESET_B A14
216	signal PSC6_3 C13
217	signal HRESET_B B13
218	signal PORRESET_B A13
219	signal GPIO_WKUP_7 C12
220	signal PSC6_0 B12
221	signal PSC6_2 A12
222	signal PSC6_1 C11
223	signal PSC1_0 B11
224	signal PSC1_1 A11
225	signal PSC1_2 C10
226	signal PSC1_3 B10
227	signal PSC1_4 A10
228	signal PSC2_0 C09
229	signal PSC2_1 B09
230	signal PSC2_2 A09
231	signal LP_OE D08
232	signal CORE_PLL_AVDD C08
233	signal PSC2_3 B08
234	signal PSC2_4 A08
235	signal PSC3_0 C07
236	signal PSC3_1 B07
237	signal PSC3_2 A07
238	signal PSC3_3 C06
239	signal PSC3_4 B06
240	signal PSC3_5 A06
241	signal PSC3_6 C05
242	signal PSC3_7 B05
243	signal PSC3_8 A05
244	signal PSC3_9 C04
245	signal JTAG_TCK B04
246	signal JTAG_TMS A04
247	signal JTAG_TDI A03
248	signal JTAG_TRST_B B03
249	signal JTAG_TDO A02
250	signal VDD_MEM_IO P17 M17 T17 K17 F17 E17 H17 D17 D15 D13 D12
251	signal VDD_IO U16 U13 U10 U09 U06 U05 T04 F04 E04 H04 D09 D06
252	signal VDD_CORE U15 U12 U07 P04 K04 M04 D10 D07 D05 D11
253	signal VSS_IO_CORE D16
254
255
256	register BSR 615
257	register BR 1
258	register DIR 32
259
260	instruction length 6
261
262	# see Table 21-2 in [1]
263
264	# Mandatory instructions
265	instruction IDCODE 011101 DIR
266	instruction BYPASS 111111 BR
267	instruction SAMPLE/PRELOAD 100000 BSR
268	instruction EXTEST 000000 BSR
269
270	# Optional instructions
271	instruction CLAMP 100001 BR
272	instruction HIGHZ 011111 BR
273
274
275	# see [2]
276	bit 614 I 1 PSC3_9
277	bit 613 O 1 PSC3_9 612 1 Z
278	bit 612 C 1 *
279	bit 611 I 1 PSC3_8
280	bit 610 O 1 PSC3_8 609 1 Z
281	bit 609 C 1 *
282	bit 608 I 1 PSC3_7
283	bit 607 O 1 PSC3_7 606 1 Z
284	bit 606 C 1 *
285	bit 605 I 1 PSC3_6
286	bit 604 O 1 PSC3_6 603 1 Z
287	bit 603 C 1 *
288	bit 602 I 1 PSC3_5
289	bit 601 O 1 PSC3_5 600 1 Z
290	bit 600 C 1 *
291	bit 599 I 1 PSC3_4
292	bit 598 O 1 PSC3_4 597 1 Z
293	bit 597 C 1 *
294	bit 596 I 1 PSC3_3
295	bit 595 O 1 PSC3_3 594 1 Z
296	bit 594 C 1 *
297	bit 593 I 1 PSC3_2
298	bit 592 O 1 PSC3_2 591 1 Z
299	bit 591 C 1 *
300	bit 590 I 1 PSC3_1
301	bit 589 O 1 PSC3_1 588 1 Z
302	bit 588 C 1 *
303	bit 587 I 1 PSC3_0
304	bit 586 O 1 PSC3_0 585 1 Z
305	bit 585 C 1 *
306	bit 584 I 1 PSC2_4
307	bit 583 O 1 PSC2_4 582 1 Z
308	bit 582 C 1 *
309	bit 581 I 1 PSC2_3
310	bit 580 O 1 PSC2_3 579 1 Z
311	bit 579 C 1 *
312	bit 578 I 1 LP_OE
313	bit 577 O 1 LP_OE 576 1 Z
314	bit 576 C 1 *
315	bit 575 I 1 PSC2_2
316	bit 574 O 1 PSC2_2 573 1 Z
317	bit 573 C 1 *
318	bit 572 I 1 PSC2_1
319	bit 571 O 1 PSC2_1 570 1 Z
320	bit 570 C 1 *
321	bit 569 I 1 PSC2_0
322	bit 568 O 1 PSC2_0 567 1 Z
323	bit 567 C 1 *
324	bit 566 I 1 PSC1_4
325	bit 565 O 1 PSC1_4 564 1 Z
326	bit 564 C 1 *
327	bit 563 I 1 PSC1_3
328	bit 562 O 1 PSC1_3 561 1 Z
329	bit 561 C 1 *
330	bit 560 I 1 PSC1_2
331	bit 559 O 1 PSC1_2 558 1 Z
332	bit 558 C 1 *
333	bit 557 I 1 PSC1_1
334	bit 556 O 1 PSC1_1 555 1 Z
335	bit 555 C 1 *
336	bit 554 I 1 PSC1_0
337	bit 553 O 1 PSC1_0 552 1 Z
338	bit 552 C 1 *
339	bit 551 I 1 PSC6_1
340	bit 550 O 1 PSC6_1 549 1 Z
341	bit 549 C 1 *
342	bit 548 I 1 PSC6_2
343	bit 547 O 1 PSC6_2 546 1 Z
344	bit 546 C 1 *
345	bit 545 I 1 PSC6_0
346	bit 544 O 1 PSC6_0 543 1 Z
347	bit 543 C 1 *
348	bit 542 I 1 GPIO_WKUP_7
349	bit 541 O 1 GPIO_WKUP_7 540 1 Z
350	bit 540 C 1 *
351	bit 539 I 1 PORRESET_B
352	bit 538 O 0 *
353	bit 537 O 0 *
354	bit 536 I 1 HRESET_B
355	bit 535 O 1 HRESET_B 534 1 Z
356	bit 534 C 1 *
357	bit 533 I 1 PSC6_3
358	bit 532 O 1 PSC6_3 531 1 Z
359	bit 531 C 1 *
360	bit 530 I 1 SRESET_B
361	bit 529 O 1 SRESET_B 528 1 Z
362	bit 528 C 1 *
363	bit 527 I 1 SYS_PLL_TPA
364	bit 526 O 1 SYS_PLL_TPA 525 1 Z
365	bit 525 C 1 *
366	bit 524 I 1 GPIO_WKUP_6
367	bit 523 O 1 GPIO_WKUP_6 522 1 Z
368	bit 522 C 1 *
369	bit 521 I 1 MEM_MA_1
370	bit 520 O 1 MEM_MA_1 519 1 Z
371	bit 519 C 1 *
372	bit 518 I 1 MEM_MA_2
373	bit 517 O 1 MEM_MA_2 516 1 Z
374	bit 516 C 1 *
375	bit 515 I 1 MEM_MA_3
376	bit 514 O 1 MEM_MA_3 513 1 Z
377	bit 513 C 1 *
378	bit 512 I 1 MEM_MBA_1
379	bit 511 O 1 MEM_MBA_1 510 1 Z
380	bit 510 C 1 *
381	bit 509 I 1 MEM_MA_10
382	bit 508 O 1 MEM_MA_10 507 1 Z
383	bit 507 C 1 *
384	bit 506 I 1 MEM_MA_0
385	bit 505 O 1 MEM_MA_0 504 1 Z
386	bit 504 C 1 *
387	bit 503 I 1 MEM_RAS_B
388	bit 502 O 1 MEM_RAS_B 501 1 Z
389	bit 501 C 1 *
390	bit 500 I 1 MEM_CS_0_B
391	bit 499 O 1 MEM_CS_0_B 498 1 Z
392	bit 498 C 1 *
393	bit 497 I 1 MEM_MBA_0
394	bit 496 O 1 MEM_MBA_0 495 1 Z
395	bit 495 C 1 *
396	bit 494 I 1 MEM_WE_B
397	bit 493 O 1 MEM_WE_B 492 1 Z
398	bit 492 C 1 *
399	bit 491 I 1 MEM_CAS_B
400	bit 490 O 1 MEM_CAS_B 489 1 Z
401	bit 489 C 1 *
402	bit 488 I 1 MEM_DQM_2
403	bit 487 O 1 MEM_DQM_2 486 1 Z
404	bit 486 C 1 *
405	bit 485 I 1 MEM_MA_4
406	bit 484 O 1 MEM_MA_4 483 1 Z
407	bit 483 C 1 *
408	bit 482 I 1 MEM_MA_5
409	bit 481 O 1 MEM_MA_5 480 1 Z
410	bit 480 C 1 *
411	bit 479 I 1 MEM_MA_6
412	bit 478 O 1 MEM_MA_6 477 1 Z
413	bit 477 C 1 *
414	bit 476 I 1 MEM_MA_8
415	bit 475 O 1 MEM_MA_8 474 1 Z
416	bit 474 C 1 *
417	bit 473 I 1 MEM_MA_7
418	bit 472 O 1 MEM_MA_7 471 1 Z
419	bit 471 C 1 *
420	bit 470 I 1 MEM_MDQS_2
421	bit 469 O 1 MEM_MDQS_2 468 1 Z
422	bit 468 C 1 *
423	bit 467 I 1 MEM_MA_11
424	bit 466 O 1 MEM_MA_11 465 1 Z
425	bit 465 C 1 *
426	bit 464 I 1 MEM_MA_9
427	bit 463 O 1 MEM_MA_9 462 1 Z
428	bit 462 C 1 *
429	bit 461 I 1 MEM_MDQ_16
430	bit 460 O 1 MEM_MDQ_16 459 1 Z
431	bit 459 C 1 *
432	bit 458 I 1 MEM_CLK_EN
433	bit 457 O 1 MEM_CLK_EN 456 1 Z
434	bit 456 C 1 *
435	bit 455 I 1 MEM_MA_12
436	bit 454 O 1 MEM_MA_12 453 1 Z
437	bit 453 C 1 *
438	bit 452 I 1 MEM_MDQ_17
439	bit 451 O 1 MEM_MDQ_17 450 1 Z
440	bit 450 C 1 *
441	bit 449 I 1 MEM_CLK_B
442	bit 448 O 1 MEM_CLK_B 447 1 Z
443	bit 447 C 1 *
444	bit 446 I 1 MEM_CLK
445	bit 445 O 1 MEM_CLK 444 1 Z
446	bit 444 C 1 *
447	bit 443 I 1 MEM_MDQ_19
448	bit 442 O 1 MEM_MDQ_19 441 1 Z
449	bit 441 C 1 *
450	bit 440 I 1 MEM_MDQ_18
451	bit 439 O 1 MEM_MDQ_18 438 1 Z
452	bit 438 C 1 *
453	bit 437 I 1 MEM_MDQS_1
454	bit 436 O 1 MEM_MDQS_1 435 1 Z
455	bit 435 C 1 *
456	bit 434 I 1 MEM_DQM_1
457	bit 433 O 1 MEM_DQM_1 432 1 Z
458	bit 432 C 1 *
459	bit 431 I 1 MEM_MDQ_20
460	bit 430 O 1 MEM_MDQ_20 429 1 Z
461	bit 429 C 1 *
462	bit 428 I 1 MEM_MDQ_9
463	bit 427 O 1 MEM_MDQ_9 426 1 Z
464	bit 426 C 1 *
465	bit 425 I 1 MEM_MDQ_8
466	bit 424 O 1 MEM_MDQ_8 423 1 Z
467	bit 423 C 1 *
468	bit 422 I 1 MEM_MDQ_21
469	bit 421 O 1 MEM_MDQ_21 420 1 Z
470	bit 420 C 1 *
471	bit 419 I 1 MEM_MDQ_22
472	bit 418 O 1 MEM_MDQ_22 417 1 Z
473	bit 417 C 1 *
474	bit 416 I 1 MEM_MDQ_11
475	bit 415 O 1 MEM_MDQ_11 414 1 Z
476	bit 414 C 1 *
477	bit 413 I 1 MEM_MDQ_10
478	bit 412 O 1 MEM_MDQ_10 411 1 Z
479	bit 411 C 1 *
480	bit 410 I 1 MEM_MDQ_23
481	bit 409 O 1 MEM_MDQ_23 408 1 Z
482	bit 408 C 1 *
483	bit 407 I 1 MEM_MDQ_13
484	bit 406 O 1 MEM_MDQ_13 405 1 Z
485	bit 405 C 1 *
486	bit 404 I 1 MEM_MDQ_12
487	bit 403 O 1 MEM_MDQ_12 402 1 Z
488	bit 402 C 1 *
489	bit 401 I 1 MEM_MDQS_3
490	bit 400 O 1 MEM_MDQS_3 399 1 Z
491	bit 399 C 1 *
492	bit 398 I 1 MEM_DQM_3
493	bit 397 O 1 MEM_DQM_3 396 1 Z
494	bit 396 C 1 *
495	bit 395 I 1 MEM_MDQ_15
496	bit 394 O 1 MEM_MDQ_15 393 1 Z
497	bit 393 C 1 *
498	bit 392 I 1 MEM_MDQ_14
499	bit 391 O 1 MEM_MDQ_14 390 1 Z
500	bit 390 C 1 *
501	bit 389 I 1 MEM_MDQ_24
502	bit 388 O 1 MEM_MDQ_24 387 1 Z
503	bit 387 C 1 *
504	bit 386 I 1 MEM_MDQS_0
505	bit 385 O 1 MEM_MDQS_0 384 1 Z
506	bit 384 C 1 *
507	bit 383 I 1 MEM_DQM_0
508	bit 382 O 1 MEM_DQM_0 381 1 Z
509	bit 381 C 1 *
510	bit 380 I 1 MEM_MDQ_26
511	bit 379 O 1 MEM_MDQ_26 378 1 Z
512	bit 378 C 1 *
513	bit 377 I 1 MEM_MDQ_25
514	bit 376 O 1 MEM_MDQ_25 375 1 Z
515	bit 375 C 1 *
516	bit 374 I 1 MEM_MDQ_6
517	bit 373 O 1 MEM_MDQ_6 372 1 Z
518	bit 372 C 1 *
519	bit 371 I 1 MEM_MDQ_7
520	bit 370 O 1 MEM_MDQ_7 369 1 Z
521	bit 369 C 1 *
522	bit 368 I 1 MEM_MDQ_27
523	bit 367 O 1 MEM_MDQ_27 366 1 Z
524	bit 366 C 1 *
525	bit 365 I 1 MEM_MDQ_4
526	bit 364 O 1 MEM_MDQ_4 363 1 Z
527	bit 363 C 1 *
528	bit 362 I 1 MEM_MDQ_5
529	bit 361 O 1 MEM_MDQ_5 360 1 Z
530	bit 360 C 1 *
531	bit 359 I 1 MEM_MDQ_29
532	bit 358 O 1 MEM_MDQ_29 357 1 Z
533	bit 357 C 1 *
534	bit 356 I 1 MEM_MDQ_28
535	bit 355 O 1 MEM_MDQ_28 354 1 Z
536	bit 354 C 1 *
537	bit 353 I 1 MEM_MDQ_2
538	bit 352 O 1 MEM_MDQ_2 351 1 Z
539	bit 351 C 1 *
540	bit 350 I 1 MEM_MDQ_3
541	bit 349 O 1 MEM_MDQ_3 348 1 Z
542	bit 348 C 1 *
543	bit 347 I 1 MEM_MDQ_30
544	bit 346 O 1 MEM_MDQ_30 345 1 Z
545	bit 345 C 1 *
546	bit 344 I 1 MEM_MDQ_0
547	bit 343 O 1 MEM_MDQ_0 342 1 Z
548	bit 342 C 1 *
549	bit 341 I 1 MEM_MDQ_1
550	bit 340 O 1 MEM_MDQ_1 339 1 Z
551	bit 339 C 1 *
552	bit 338 I 1 MEM_MDQ_31
553	bit 337 O 1 MEM_MDQ_31 336 1 Z
554	bit 336 C 1 *
555	bit 335 I 1 I2C_2
556	bit 334 O 1 I2C_2 333 1 Z
557	bit 333 C 1 *
558	bit 332 I 1 I2C_0
559	bit 331 O 1 I2C_0 330 1 Z
560	bit 330 C 1 *
561	bit 329 I 1 TIMER_1
562	bit 328 O 1 TIMER_1 327 1 Z
563	bit 327 C 1 *
564	bit 326 I 1 I2C_3
565	bit 325 O 1 I2C_3 324 1 Z
566	bit 324 C 1 *
567	bit 323 I 1 I2C_1
568	bit 322 O 1 I2C_1 321 1 Z
569	bit 321 C 1 *
570	bit 320 I 1 TIMER_0
571	bit 319 O 1 TIMER_0 318 1 Z
572	bit 318 C 1 *
573	bit 317 I 1 ATA_INTRQ
574	bit 316 O 1 ATA_INTRQ 315 1 Z
575	bit 315 C 1 *
576	bit 314 I 1 ATA_DACK_B
577	bit 313 O 1 ATA_DACK_B 312 1 Z
578	bit 312 C 1 *
579	bit 311 I 1 ATA_IOCHRDY
580	bit 310 O 1 ATA_IOCHRDY 309 1 Z
581	bit 309 C 1 *
582	bit 308 I 1 ATA_IOR_B
583	bit 307 O 1 ATA_IOR_B 306 1 Z
584	bit 306 C 1 *
585	bit 305 I 1 ATA_IOW_B
586	bit 304 O 1 ATA_IOW_B 303 1 Z
587	bit 303 C 1 *
588	bit 302 I 1 ATA_DRQ
589	bit 301 O 1 ATA_DRQ 300 1 Z
590	bit 300 C 1 *
591	bit 299 I 1 ATA_ISOLATION
592	bit 298 O 1 ATA_ISOLATION 297 1 Z
593	bit 297 C 1 *
594	bit 296 I 1 LP_RW
595	bit 295 O 1 LP_RW 294 1 Z
596	bit 294 C 1 *
597	bit 293 I 1 LP_CS5_B
598	bit 292 O 1 LP_CS5_B 291 1 Z
599	bit 291 C 1 *
600	bit 290 I 1 LP_CS4_B
601	bit 289 O 1 LP_CS4_B 288 1 Z
602	bit 288 C 1 *
603	bit 287 I 1 LP_CS3_B
604	bit 286 O 1 LP_CS3_B 285 1 Z
605	bit 285 C 1 *
606	bit 284 I 1 LP_CS2_B
607	bit 283 O 1 LP_CS2_B 282 1 Z
608	bit 282 C 1 *
609	bit 281 I 1 LP_CS1_B
610	bit 280 O 1 LP_CS1_B 279 1 Z
611	bit 279 C 1 *
612	bit 278 I 1 LP_CS0_B
613	bit 277 O 1 LP_CS0_B 276 1 Z
614	bit 276 C 1 *
615	bit 275 I 1 LP_ALE_B
616	bit 274 O 1 LP_ALE_B 273 1 Z
617	bit 273 C 1 *
618	bit 272 I 1 LP_ACK
619	bit 271 O 1 LP_ACK 270 1 Z
620	bit 270 C 1 *
621	bit 269 I 1 LP_TS_B
622	bit 268 O 1 LP_TS_B 267 1 Z
623	bit 267 C 1 *
624	bit 266 I 1 EXT_AD_1
625	bit 265 O 1 EXT_AD_1 264 1 Z
626	bit 264 C 1 *
627	bit 263 I 1 EXT_AD_0
628	bit 262 O 1 EXT_AD_0 261 1 Z
629	bit 261 C 1 *
630	bit 260 I 1 EXT_AD_3
631	bit 259 O 1 EXT_AD_3 258 1 Z
632	bit 258 C 1 *
633	bit 257 I 1 EXT_AD_5
634	bit 256 O 1 EXT_AD_5 255 1 Z
635	bit 255 C 1 *
636	bit 254 I 1 EXT_AD_2
637	bit 253 O 1 EXT_AD_2 252 1 Z
638	bit 252 C 1 *
639	bit 251 I 1 EXT_AD_7
640	bit 250 O 1 EXT_AD_7 249 1 Z
641	bit 249 C 1 *
642	bit 248 I 1 EXT_AD_8
643	bit 247 O 1 EXT_AD_8 246 1 Z
644	bit 246 C 1 *
645	bit 245 I 1 EXT_AD_4
646	bit 244 O 1 EXT_AD_4 243 1 Z
647	bit 243 C 1 *
648	bit 242 I 1 EXT_AD_6
649	bit 241 O 1 EXT_AD_6 240 1 Z
650	bit 240 C 1 *
651	bit 239 I 1 EXT_AD_10
652	bit 238 O 1 EXT_AD_10 237 1 Z
653	bit 237 C 1 *
654	bit 236 I 1 PCI_CBE_0_B
655	bit 235 O 1 PCI_CBE_0_B 234 1 Z
656	bit 234 C 1 *
657	bit 233 I 1 EXT_AD_9
658	bit 232 O 1 EXT_AD_9 231 1 Z
659	bit 231 C 1 *
660	bit 230 I 1 EXT_AD_12
661	bit 229 O 1 EXT_AD_12 228 1 Z
662	bit 228 C 1 *
663	bit 227 I 1 EXT_AD_14
664	bit 226 O 1 EXT_AD_14 225 1 Z
665	bit 225 C 1 *
666	bit 224 I 1 EXT_AD_11
667	bit 223 O 1 EXT_AD_11 222 1 Z
668	bit 222 C 1 *
669	bit 221 I 1 PCI_CBE_1_B
670	bit 220 O 1 PCI_CBE_1_B 219 1 Z
671	bit 219 C 1 *
672	bit 218 I 1 PCI_SERR_B
673	bit 217 O 1 PCI_SERR_B 216 1 Z
674	bit 216 C 1 *
675	bit 215 I 1 EXT_AD_13
676	bit 214 O 1 EXT_AD_13 213 1 Z
677	bit 213 C 1 *
678	bit 212 I 1 EXT_AD_15
679	bit 211 O 1 EXT_AD_15 210 1 Z
680	bit 210 C 1 *
681	bit 209 I 1 PCI_PERR_B
682	bit 208 O 1 PCI_PERR_B 207 1 Z
683	bit 207 C 1 *
684	bit 206 I 1 PCI_DEVSEL_B
685	bit 205 O 1 PCI_DEVSEL_B 204 1 Z
686	bit 204 C 1 *
687	bit 203 I 1 PCI_PAR
688	bit 202 O 1 PCI_PAR 201 1 Z
689	bit 201 C 1 *
690	bit 200 I 1 PCI_IRDY_B
691	bit 199 O 1 PCI_IRDY_B 198 1 Z
692	bit 198 C 1 *
693	bit 197 I 1 PCI_CBE_2_B
694	bit 196 O 1 PCI_CBE_2_B 195 1 Z
695	bit 195 C 1 *
696	bit 194 I 1 PCI_STOP_B
697	bit 193 O 1 PCI_STOP_B 192 1 Z
698	bit 192 C 1 *
699	bit 191 I 1 EXT_AD_17
700	bit 190 O 1 EXT_AD_17 189 1 Z
701	bit 189 C 1 *
702	bit 188 I 1 PCI_TRDY_B
703	bit 187 O 1 PCI_TRDY_B 186 1 Z
704	bit 186 C 1 *
705	bit 185 I 1 PCI_FRAME_B
706	bit 184 O 1 PCI_FRAME_B 183 1 Z
707	bit 183 C 1 *
708	bit 182 I 1 EXT_AD_19
709	bit 181 O 1 EXT_AD_19 180 1 Z
710	bit 180 C 1 *
711	bit 179 I 1 EXT_AD_16
712	bit 178 O 1 EXT_AD_16 177 1 Z
713	bit 177 C 1 *
714	bit 176 I 1 EXT_AD_18
715	bit 175 O 1 EXT_AD_18 174 1 Z
716	bit 174 C 1 *
717	bit 173 I 1 EXT_AD_21
718	bit 172 O 1 EXT_AD_21 171 1 Z
719	bit 171 C 1 *
720	bit 170 I 1 EXT_AD_23
721	bit 169 O 1 EXT_AD_23 168 1 Z
722	bit 168 C 1 *
723	bit 167 I 1 EXT_AD_22
724	bit 166 O 1 EXT_AD_22 165 1 Z
725	bit 165 C 1 *
726	bit 164 I 1 PCI_CBE_3_B
727	bit 163 O 1 PCI_CBE_3_B 162 1 Z
728	bit 162 C 1 *
729	bit 161 I 1 EXT_AD_25
730	bit 160 O 1 EXT_AD_25 159 1 Z
731	bit 159 C 1 *
732	bit 158 I 1 EXT_AD_27
733	bit 157 O 1 EXT_AD_27 156 1 Z
734	bit 156 C 1 *
735	bit 155 I 1 EXT_AD_29
736	bit 154 O 1 EXT_AD_29 153 1 Z
737	bit 153 C 1 *
738	bit 152 I 1 EXT_AD_31
739	bit 151 O 1 EXT_AD_31 150 1 Z
740	bit 150 C 1 *
741	bit 149 I 1 EXT_AD_20
742	bit 148 O 1 EXT_AD_20 147 1 Z
743	bit 147 C 1 *
744	bit 146 I 1 PCI_REQ_B
745	bit 145 O 1 PCI_REQ_B 144 1 Z
746	bit 144 C 1 *
747	bit 143 I 1 PCI_IDSEL
748	bit 142 O 1 PCI_IDSEL 141 1 Z
749	bit 141 C 1 *
750	bit 140 I 1 EXT_AD_24
751	bit 139 O 1 EXT_AD_24 138 1 Z
752	bit 138 C 1 *
753	bit 137 I 1 PCI_CLOCK
754	bit 136 O 1 PCI_CLOCK 135 1 Z
755	bit 135 C 1 *
756	bit 134 I 1 EXT_AD_26
757	bit 133 O 1 EXT_AD_26 132 1 Z
758	bit 132 C 1 *
759	bit 131 I 1 EXT_AD_28
760	bit 130 O 1 EXT_AD_28 129 1 Z
761	bit 129 C 1 *
762	bit 128 I 1 IRQ3
763	bit 127 O 1 IRQ3 126 1 Z
764	bit 126 C 1 *
765	bit 125 I 1 PCI_RESET_B
766	bit 124 O 1 PCI_RESET_B 123 1 Z
767	bit 123 C 1 *
768	bit 122 I 1 EXT_AD_30
769	bit 121 O 1 EXT_AD_30 120 1 Z
770	bit 120 C 1 *
771	bit 119 I 1 PCI_GNT_B
772	bit 118 O 1 PCI_GNT_B 117 1 Z
773	bit 117 C 1 *
774	bit 116 I 1 IRQ1
775	bit 115 O 1 IRQ1 114 1 Z
776	bit 114 C 1 *
777	bit 113 I 1 IRQ2
778	bit 112 O 1 IRQ2 111 1 Z
779	bit 111 C 1 *
780	bit 110 I 1 IRQ0
781	bit 109 O 1 IRQ0 108 1 Z
782	bit 108 C 1 *
783	bit 107 I 1 ETH_7
784	bit 106 O 1 ETH_7 105 1 Z
785	bit 105 C 1 *
786	bit 104 I 1 ETH_6
787	bit 103 O 1 ETH_6 102 1 Z
788	bit 102 C 1 *
789	bit 101 I 1 ETH_15
790	bit 100 O 1 ETH_15 99 1 Z
791	bit 99 C 1 *
792	bit 98 I 1 ETH_14
793	bit 97 O 1 ETH_14 96 1 Z
794	bit 96 C 1 *
795	bit 95 I 1 ETH_13
796	bit 94 O 1 ETH_13 93 1 Z
797	bit 93 C 1 *
798	bit 92 I 1 ETH_12
799	bit 91 O 1 ETH_12 90 1 Z
800	bit 90 C 1 *
801	bit 89 I 1 ETH_8
802	bit 88 O 1 ETH_8 87 1 Z
803	bit 87 C 1 *
804	bit 86 I 1 ETH_9
805	bit 85 O 1 ETH_9 84 1 Z
806	bit 84 C 1 *
807	bit 83 I 1 ETH_16
808	bit 82 O 1 ETH_16 81 1 Z
809	bit 81 C 1 *
810	bit 80 I 1 ETH_5
811	bit 79 O 1 ETH_5 78 1 Z
812	bit 78 C 1 *
813	bit 77 I 1 ETH_11
814	bit 76 O 1 ETH_11 75 1 Z
815	bit 75 C 1 *
816	bit 74 I 1 ETH_0
817	bit 73 O 1 ETH_0 72 1 Z
818	bit 72 C 1 *
819	bit 71 I 1 ETH_1
820	bit 70 O 1 ETH_1 69 1 Z
821	bit 69 C 1 *
822	bit 68 I 1 ETH_2
823	bit 67 O 1 ETH_2 66 1 Z
824	bit 66 C 1 *
825	bit 65 I 1 ETH_3
826	bit 64 O 1 ETH_3 63 1 Z
827	bit 63 C 1 *
828	bit 62 I 1 ETH_4
829	bit 61 O 1 ETH_4 60 1 Z
830	bit 60 C 1 *
831	bit 59 I 1 ETH_10
832	bit 58 O 1 ETH_10 57 1 Z
833	bit 57 C 1 *
834	bit 56 I 1 ETH_17
835	bit 55 O 1 ETH_17 54 1 Z
836	bit 54 C 1 *
837	bit 53 I 1 USB_0
838	bit 52 O 1 USB_0 51 1 Z
839	bit 51 C 1 *
840	bit 50 I 1 USB_1
841	bit 49 O 1 USB_1 48 1 Z
842	bit 48 C 1 *
843	bit 47 I 1 USB_2
844	bit 46 O 1 USB_2 45 1 Z
845	bit 45 C 1 *
846	bit 44 I 1 USB_3
847	bit 43 O 1 USB_3 42 1 Z
848	bit 42 C 1 *
849	bit 41 I 1 USB_4
850	bit 40 O 1 USB_4 39 1 Z
851	bit 39 C 1 *
852	bit 38 I 1 USB_5
853	bit 37 O 1 USB_5 36 1 Z
854	bit 36 C 1 *
855	bit 35 I 1 USB_6
856	bit 34 O 1 USB_6 33 1 Z
857	bit 33 C 1 *
858	bit 32 I 1 USB_7
859	bit 31 O 1 USB_7 30 1 Z
860	bit 30 C 1 *
861	bit 29 I 1 USB_8
862	bit 28 O 1 USB_8 27 1 Z
863	bit 27 C 1 *
864	bit 26 I 1 USB_9
865	bit 25 O 1 USB_9 24 1 Z
866	bit 24 C 1 *
867	bit 23 I 1 TIMER_7
868	bit 22 O 1 TIMER_7 21 1 Z
869	bit 21 C 1 *
870	bit 20 I 1 TIMER_6
871	bit 19 O 1 TIMER_6 18 1 Z
872	bit 18 C 1 *
873	bit 17 I 1 TIMER_5
874	bit 16 O 1 TIMER_5 15 1 Z
875	bit 15 C 1 *
876	bit 14 I 1 TIMER_4
877	bit 13 O 1 TIMER_4 12 1 Z
878	bit 12 C 1 *
879	bit 11 I 1 TIMER_3
880	bit 10 O 1 TIMER_3 9 1 Z
881	bit 9 C 1 *
882	bit 8 I 1 TIMER_2
883	bit 7 O 1 TIMER_2 6 1 Z
884	bit 6 C 1 *
885	bit 5 I 1 TEST_SEL_1
886	bit 4 O 1 TEST_SEL_1 3 1 Z
887	bit 3 C 1 *
888	bit 2 I 1 TEST_SEL_0
889	bit 1 O 1 TEST_SEL_0 0 1 Z
890	bit 0 C 1 *
891
892	initbus mpc5200
893

Download this file

Branches:
master

Hardware Design: SIE

Hardware Design: SIE Git Source Tree

Root/sie_fs/usr/local/share/urjtag/freescale/mpc5200/mpc5200

interactive