Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | # |
| 2 | # $Id: sa1110 558 2003-09-05 21:09:14Z telka $ |
| 3 | # |
| 4 | # JTAG declarations for SA-1110 |
| 5 | # Copyright (C) 2002 ETC s.r.o. |
| 6 | # |
| 7 | # This program is free software; you can redistribute it and/or |
| 8 | # modify it under the terms of the GNU General Public License |
| 9 | # as published by the Free Software Foundation; either version 2 |
| 10 | # of the License, or (at your option) any later version. |
| 11 | # |
| 12 | # This program is distributed in the hope that it will be useful, |
| 13 | # but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 14 | # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 15 | # GNU General Public License for more details. |
| 16 | # |
| 17 | # You should have received a copy of the GNU General Public License |
| 18 | # along with this program; if not, write to the Free Software |
| 19 | # Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA |
| 20 | # 02111-1307, USA. |
| 21 | # |
| 22 | # Written by Marcel Telka <marcel@telka.sk>, 2002. |
| 23 | # |
| 24 | # Documentation: |
| 25 | # [1] Intel Corporation, "Intel StrongARM SA-1110 Microprocessor |
| 26 | # Developer's Manual", October 2001, Order Number: 278240-004 |
| 27 | # [2] Intel Corporation, "Intel StrongARM SA-1110 Microprocessor |
| 28 | # Specification Update", December 2001, Order Number: 278259-023 |
| 29 | # |
| 30 | |
| 31 | # see Table 14-2 in [1] |
| 32 | signal A0 D12 |
| 33 | signal A1 C12 |
| 34 | signal A2 B12 |
| 35 | signal A3 A13 |
| 36 | signal A4 C13 |
| 37 | signal A5 B13 |
| 38 | signal A6 A14 |
| 39 | signal A7 A15 |
| 40 | signal A8 A16 |
| 41 | signal A9 B15 |
| 42 | signal A10 B14 |
| 43 | signal A11 C14 |
| 44 | signal A12 B16 |
| 45 | signal A13 D13 |
| 46 | signal A14 E13 |
| 47 | signal A15 C16 |
| 48 | signal A16 D15 |
| 49 | signal A17 E14 |
| 50 | signal A18 D16 |
| 51 | signal A19 E15 |
| 52 | signal A20 F14 |
| 53 | signal A21 E16 |
| 54 | signal A22 F15 |
| 55 | signal A23 F13 |
| 56 | signal A24 G13 |
| 57 | signal A25 F16 |
| 58 | signal BATT_FAULT A4 |
| 59 | signal nCAS0 J14 |
| 60 | signal nCAS1 J15 |
| 61 | signal nCAS2 K15 |
| 62 | signal nCAS3 K13 |
| 63 | signal nCS0 G14 |
| 64 | signal nCS1 G15 |
| 65 | signal nCS2 G16 |
| 66 | signal nCS3 H14 |
| 67 | signal nCS4 H15 |
| 68 | signal nCS5 H16 |
| 69 | signal D0 E4 |
| 70 | signal D1 F4 |
| 71 | signal D2 F2 |
| 72 | signal D3 G2 |
| 73 | signal D4 H1 |
| 74 | signal D5 J4 |
| 75 | signal D6 K1 |
| 76 | signal D7 L1 |
| 77 | signal D8 D2 |
| 78 | signal D9 E2 |
| 79 | signal D10 F1 |
| 80 | signal D11 H6 |
| 81 | signal D12 J6 |
| 82 | signal D13 J1 |
| 83 | signal D14 K4 |
| 84 | signal D15 L4 |
| 85 | signal D16 D1 |
| 86 | signal D17 E1 |
| 87 | signal D18 G4 |
| 88 | signal D19 G1 |
| 89 | signal D20 J2 |
| 90 | signal D21 K2 |
| 91 | signal D22 L3 |
| 92 | signal D23 M2 |
| 93 | signal D24 E3 |
| 94 | signal D25 F3 |
| 95 | signal D26 G3 |
| 96 | signal D27 H4 |
| 97 | signal D28 J3 |
| 98 | signal D29 K3 |
| 99 | signal D30 L2 |
| 100 | signal D31 M1 |
| 101 | signal GP0 T10 |
| 102 | signal GP1 P10 |
| 103 | signal GP2 R10 |
| 104 | signal GP3 N10 |
| 105 | signal GP4 T9 |
| 106 | signal GP5 P9 |
| 107 | signal GP6 R8 |
| 108 | signal GP7 N8 |
| 109 | signal GP8 P8 |
| 110 | signal GP9 T7 |
| 111 | signal GP10 P7 |
| 112 | signal GP11 T6 |
| 113 | signal GP12 R7 |
| 114 | signal GP13 R6 |
| 115 | signal GP14 P6 |
| 116 | signal GP15 N6 |
| 117 | signal GP16 T5 |
| 118 | signal GP17 R5 |
| 119 | signal GP18 P5 |
| 120 | signal GP19 T4 |
| 121 | signal GP20 R4 |
| 122 | signal GP21 T3 |
| 123 | signal GP22 R3 |
| 124 | signal GP23 T2 |
| 125 | signal GP24 P4 |
| 126 | signal GP25 R2 |
| 127 | signal GP26 T1 |
| 128 | signal GP27 R1 |
| 129 | signal nIOIS16 N13 |
| 130 | signal L_BIAS R11 |
| 131 | signal L_FCLK T14 |
| 132 | signal L_LCLK R14 |
| 133 | signal L_PCLK P11 |
| 134 | signal LDD0 N12 |
| 135 | signal LDD1 T11 |
| 136 | signal LDD2 R12 |
| 137 | signal LDD3 P12 |
| 138 | signal LDD4 T12 |
| 139 | signal LDD5 R13 |
| 140 | signal LDD6 T13 |
| 141 | signal LDD7 P13 |
| 142 | signal nOE M15 |
| 143 | signal nPCE1 M16 |
| 144 | signal nPCE2 N15 |
| 145 | signal PEXTAL A8 |
| 146 | signal nPIOR T16 |
| 147 | signal nPIOW R16 |
| 148 | signal nPOE R15 |
| 149 | signal nPREG N14 |
| 150 | signal PSKTSEL P16 |
| 151 | signal nPWAIT N16 |
| 152 | signal nPWE T16 |
| 153 | signal PWR_EN A3 |
| 154 | signal PXTAL B8 |
| 155 | signal nRAS0 K16 |
| 156 | signal nRAS1 L13 |
| 157 | signal nRAS2 L14 |
| 158 | signal nRAS3 L15 |
| 159 | signal RD_nWR J13 |
| 160 | signal RDY H13 |
| 161 | signal nRESET B7 |
| 162 | signal nRESET_OUT C7 |
| 163 | signal ROM_SEL D6 # typo in Table 14-2 in [1] ('ROMSEL' is bad pin name) |
| 164 | signal RXD_1 B11 |
| 165 | signal RXD_2 B10 |
| 166 | signal RXD_3 C10 |
| 167 | signal RXD_C B1 |
| 168 | signal SCLK_C A2 |
| 169 | signal nSDCAS L16 |
| 170 | signal SDCKE0 N1 |
| 171 | signal SDCKE1 N2 |
| 172 | signal SDCLK0 P1 |
| 173 | signal SDCLK1 N3 |
| 174 | signal SDCLK2 M3 |
| 175 | signal nSDRAS M14 |
| 176 | signal SFRM_C B3 |
| 177 | signal SMROM_EN M4 |
| 178 | signal TCK C5 |
| 179 | signal TCK_BYP A6 |
| 180 | signal TDI A5 |
| 181 | signal TDO B5 |
| 182 | signal TESTCLK B6 |
| 183 | signal TEXTAL C9 |
| 184 | signal TMS C6 |
| 185 | signal nTRST B4 |
| 186 | signal TXTAL B9 |
| 187 | signal TXD_1 A11 |
| 188 | signal TXD_2 D10 |
| 189 | signal TXD_3 A10 |
| 190 | signal TXD_C C2 |
| 191 | signal UDC- A12 |
| 192 | signal UDC+ C11 |
| 193 | signal VDD A7 C1 C15 H3 J16 P3 P15 T8 |
| 194 | signal VDD_FAULT C4 |
| 195 | signal VDDP C8 |
| 196 | signal VDDX1 D5 D9 D11 E6 E7 E8 E9 E10 E11 K10 K11 L10 L11 M6 M7 M8 M9 M10 M11 N7 N9 N11 |
| 197 | signal VDDX2 E12 F5 F12 G5 G12 H5 H12 J5 J12 K5 K12 L5 L12 M5 M12 N4 N5 |
| 198 | signal VDDX3 D7 |
| 199 | signal VSS A8 D3 D8 D14 H2 K14 P2 P14 R9 |
| 200 | signal VSSX A1 B2 C3 D4 E5 F6 F7 F8 F9 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 H11 J7 J8 J9 J10 J11 K6 K7 K8 K9 L6 L7 L8 L9 |
| 201 | signal nWE M13 |
| 202 | |
| 203 | # mandatory data registers |
| 204 | register BSR 292 # Boundary Scan Register (see Table 16-2 in [1]) |
| 205 | register BR 1 # Bypass Register |
| 206 | # optional data registers |
| 207 | register DIR 32 # Device Identification Register |
| 208 | |
| 209 | # see 16.5 in [1] |
| 210 | instruction length 5 |
| 211 | |
| 212 | # mandatory instructions |
| 213 | instruction EXTEST 00000 BSR |
| 214 | instruction SAMPLE/PRELOAD 00001 BSR |
| 215 | instruction BYPASS 11111 BR |
| 216 | |
| 217 | # optional instructions |
| 218 | instruction CLAMP 00100 BR |
| 219 | instruction HIGHZ 00101 BR |
| 220 | instruction IDCODE 00110 DIR |
| 221 | |
| 222 | # see Table 16-2 in [1] |
| 223 | bit 291 I ? BATT_FAULT |
| 224 | bit 290 I ? VDD_FAULT |
| 225 | bit 289 O 1 PWR_EN |
| 226 | bit 288 C 0 SFRM_C |
| 227 | bit 287 O ? SFRM_C 288 0 Z |
| 228 | bit 286 I ? SFRM_C |
| 229 | bit 285 C 0 SCLK_C |
| 230 | bit 284 O ? SCLK_C 285 0 Z |
| 231 | bit 283 I ? SCLK_C |
| 232 | bit 282 C 0 RXD_C |
| 233 | bit 281 O ? RXD_C 282 0 Z |
| 234 | bit 280 I ? RXD_C |
| 235 | bit 279 C 0 TXD_C |
| 236 | bit 278 O ? TXD_C 279 0 Z |
| 237 | bit 277 I ? TXD_C |
| 238 | bit 276 O ? D0 212 1 Z |
| 239 | bit 275 I ? D0 |
| 240 | bit 274 O ? D8 212 1 Z |
| 241 | bit 273 I ? D8 |
| 242 | bit 272 O ? D16 212 1 Z |
| 243 | bit 271 I ? D16 |
| 244 | bit 270 O ? D24 212 1 Z |
| 245 | bit 269 I ? D24 |
| 246 | bit 268 O ? D1 212 1 Z |
| 247 | bit 267 I ? D1 |
| 248 | bit 266 O ? D9 212 1 Z |
| 249 | bit 265 I ? D9 |
| 250 | bit 264 O ? D17 212 1 Z |
| 251 | bit 263 I ? D17 |
| 252 | bit 262 O ? D25 212 1 Z |
| 253 | bit 261 I ? D25 |
| 254 | bit 260 O ? D2 212 1 Z |
| 255 | bit 259 I ? D2 |
| 256 | bit 258 O ? D10 212 1 Z |
| 257 | bit 257 I ? D10 |
| 258 | bit 256 O ? D18 212 1 Z |
| 259 | bit 255 I ? D18 |
| 260 | bit 254 O ? D26 212 1 Z |
| 261 | bit 253 I ? D26 |
| 262 | bit 252 O ? D3 212 1 Z |
| 263 | bit 251 I ? D3 |
| 264 | bit 250 O ? D11 212 1 Z |
| 265 | bit 249 I ? D11 |
| 266 | bit 248 O ? D19 212 1 Z |
| 267 | bit 247 I ? D19 |
| 268 | bit 246 O ? D27 212 1 Z |
| 269 | bit 245 I ? D27 |
| 270 | bit 244 O ? D4 212 1 Z |
| 271 | bit 243 I ? D4 |
| 272 | bit 242 O ? D12 212 1 Z |
| 273 | bit 241 I ? D12 |
| 274 | bit 240 O ? D20 212 1 Z |
| 275 | bit 239 I ? D20 |
| 276 | bit 238 O ? D28 212 1 Z |
| 277 | bit 237 I ? D28 |
| 278 | bit 236 O ? D5 212 1 Z |
| 279 | bit 235 I ? D5 |
| 280 | bit 234 O ? D13 212 1 Z |
| 281 | bit 233 I ? D13 |
| 282 | bit 232 O ? D21 212 1 Z |
| 283 | bit 231 I ? D21 |
| 284 | bit 230 O ? D29 212 1 Z |
| 285 | bit 229 I ? D29 |
| 286 | bit 228 O ? D6 212 1 Z |
| 287 | bit 227 I ? D6 |
| 288 | bit 226 O ? D14 212 1 Z |
| 289 | bit 225 I ? D14 |
| 290 | bit 224 O ? D22 212 1 Z |
| 291 | bit 223 I ? D22 |
| 292 | bit 222 O ? D30 212 1 Z |
| 293 | bit 221 I ? D30 |
| 294 | bit 220 O ? D7 212 1 Z |
| 295 | bit 219 I ? D7 |
| 296 | bit 218 O ? D15 212 1 Z |
| 297 | bit 217 I ? D15 |
| 298 | bit 216 O ? D23 212 1 Z |
| 299 | bit 215 I ? D23 |
| 300 | bit 214 O ? D31 212 1 Z |
| 301 | bit 213 I ? D31 |
| 302 | bit 212 C 1 D[31:0] |
| 303 | bit 211 O 0 SDCLK2 |
| 304 | bit 210 O 1 SDCKE1 |
| 305 | bit 209 C 1 SDCLK1 |
| 306 | bit 208 O ? SDCLK1 209 1 Z # error (bad name) in Table 16-2 in [1] |
| 307 | bit 207 O 0 SDCLK0 |
| 308 | bit 206 O 0 SDCKE0 |
| 309 | bit 205 I ? SMROM_EN |
| 310 | bit 204 C 0 GP27 |
| 311 | bit 203 O ? GP27 204 0 Z |
| 312 | bit 202 I ? GP27 |
| 313 | bit 201 C 0 GP26 |
| 314 | bit 200 O ? GP26 201 0 Z |
| 315 | bit 199 I ? GP26 |
| 316 | bit 198 C 0 GP25 |
| 317 | bit 197 O ? GP25 198 0 Z |
| 318 | bit 196 I ? GP25 |
| 319 | bit 195 C 0 GP24 |
| 320 | bit 194 O ? GP24 195 0 Z |
| 321 | bit 193 I ? GP24 |
| 322 | bit 192 C 0 GP23 |
| 323 | bit 191 O ? GP23 192 0 Z |
| 324 | bit 190 I ? GP23 |
| 325 | bit 189 C 0 GP22 |
| 326 | bit 188 O ? GP22 189 0 Z |
| 327 | bit 187 I ? GP22 |
| 328 | bit 186 C 0 GP21 |
| 329 | bit 185 O ? GP21 186 0 Z |
| 330 | bit 184 I ? GP21 |
| 331 | bit 183 C 0 GP20 |
| 332 | bit 182 O ? GP20 183 0 Z |
| 333 | bit 181 I ? GP20 |
| 334 | bit 180 C 0 GP19 |
| 335 | bit 179 O ? GP19 180 0 Z |
| 336 | bit 178 I ? GP19 |
| 337 | bit 177 C 0 GP18 |
| 338 | bit 176 O ? GP18 177 0 Z |
| 339 | bit 175 I ? GP18 |
| 340 | bit 174 C 0 GP17 |
| 341 | bit 173 O ? GP17 174 0 Z |
| 342 | bit 172 I ? GP17 |
| 343 | bit 171 C 0 GP16 |
| 344 | bit 170 O ? GP16 171 0 Z |
| 345 | bit 169 I ? GP16 |
| 346 | bit 168 C 0 GP15 |
| 347 | bit 167 O ? GP15 168 0 Z |
| 348 | bit 166 I ? GP15 |
| 349 | bit 165 C 0 GP14 |
| 350 | bit 164 O ? GP14 165 0 Z |
| 351 | bit 163 I ? GP14 |
| 352 | bit 162 C 0 GP13 |
| 353 | bit 161 O ? GP13 162 0 Z |
| 354 | bit 160 I ? GP13 |
| 355 | bit 159 C 0 GP12 |
| 356 | bit 158 O ? GP12 159 0 Z |
| 357 | bit 157 I ? GP12 |
| 358 | bit 156 C 0 GP11 |
| 359 | bit 155 O ? GP11 156 0 Z |
| 360 | bit 154 I ? GP11 |
| 361 | bit 153 C 0 GP10 |
| 362 | bit 152 O ? GP10 153 0 Z |
| 363 | bit 151 I ? GP10 |
| 364 | bit 150 C 0 GP9 |
| 365 | bit 149 O ? GP9 150 0 Z |
| 366 | bit 148 I ? GP9 |
| 367 | bit 147 C 0 GP8 |
| 368 | bit 146 O ? GP8 147 0 Z |
| 369 | bit 145 I ? GP8 |
| 370 | bit 144 C 0 GP7 |
| 371 | bit 143 O ? GP7 144 0 Z |
| 372 | bit 142 I ? GP7 |
| 373 | bit 141 C 0 GP6 |
| 374 | bit 140 O ? GP6 141 0 Z |
| 375 | bit 139 I ? GP6 |
| 376 | bit 138 C 0 GP5 |
| 377 | bit 137 O ? GP5 138 0 Z |
| 378 | bit 136 I ? GP5 |
| 379 | bit 135 C 0 GP4 |
| 380 | bit 134 O ? GP4 135 0 Z |
| 381 | bit 133 I ? GP4 |
| 382 | bit 132 C 0 GP3 |
| 383 | bit 131 O ? GP3 132 0 Z |
| 384 | bit 130 I ? GP3 |
| 385 | bit 129 C 0 GP2 |
| 386 | bit 128 O ? GP2 129 0 Z |
| 387 | bit 127 I ? GP2 |
| 388 | bit 126 C 0 GP1 |
| 389 | bit 125 O ? GP1 126 0 Z |
| 390 | bit 124 I ? GP1 |
| 391 | bit 123 C 0 GP0 |
| 392 | bit 122 O ? GP0 123 0 Z |
| 393 | bit 121 I ? GP0 |
| 394 | bit 120 C 0 L_BIAS |
| 395 | bit 119 O ? L_BIAS 120 0 Z |
| 396 | bit 118 I ? L_BIAS |
| 397 | bit 117 C 0 L_PCLK |
| 398 | bit 116 O ? L_PCLK 117 0 Z |
| 399 | bit 115 I ? L_PCLK |
| 400 | bit 114 C 0 LDD0 |
| 401 | bit 113 O ? LDD0 114 0 Z |
| 402 | bit 112 I ? LDD0 |
| 403 | bit 111 C 0 LDD1 |
| 404 | bit 110 O ? LDD1 111 0 Z |
| 405 | bit 109 I ? LDD1 |
| 406 | bit 108 C 0 LDD2 |
| 407 | bit 107 O ? LDD2 108 0 Z |
| 408 | bit 106 I ? LDD2 |
| 409 | bit 105 C 0 LDD3 |
| 410 | bit 104 O ? LDD3 105 0 Z |
| 411 | bit 103 I ? LDD3 |
| 412 | bit 102 C 0 LDD4 |
| 413 | bit 101 O ? LDD4 102 0 Z |
| 414 | bit 100 I ? LDD4 |
| 415 | bit 99 C 0 LDD5 |
| 416 | bit 98 O ? LDD5 99 0 Z |
| 417 | bit 97 I ? LDD5 |
| 418 | bit 96 C 0 LDD6 |
| 419 | bit 95 O ? LDD6 96 0 Z |
| 420 | bit 94 I ? LDD6 |
| 421 | bit 93 C 0 LDD7 |
| 422 | bit 92 O ? LDD7 93 0 Z |
| 423 | bit 91 I ? LDD7 |
| 424 | bit 90 C 0 L_LCLK |
| 425 | bit 89 O ? L_LCLK 90 0 Z |
| 426 | bit 88 I ? L_LCLK |
| 427 | bit 87 C 0 L_FCLK |
| 428 | bit 86 O ? L_FCLK 87 0 Z |
| 429 | bit 85 I ? L_FCLK |
| 430 | bit 84 O 0 nPOE |
| 431 | bit 83 O 0 nPWE |
| 432 | bit 82 O 0 nPIOR |
| 433 | bit 81 O 0 nPIOW |
| 434 | bit 80 O 0 PSKTSEL |
| 435 | bit 79 I ? nIOIS16 |
| 436 | bit 78 I ? nPWAIT |
| 437 | bit 77 O 0 nPREG |
| 438 | bit 76 O 1 nPCE2 |
| 439 | bit 75 O 1 nPCE1 |
| 440 | bit 74 O 1 . |
| 441 | bit 73 O 1 nWE 74 1 Z |
| 442 | bit 72 O 0 nOE 74 1 Z |
| 443 | bit 71 O 0 nSDRAS 74 1 Z |
| 444 | bit 70 O 0 nSDCAS 74 1 Z |
| 445 | bit 69 O 0 nRAS3 |
| 446 | bit 68 O 0 nRAS2 |
| 447 | bit 67 O 0 nRAS1 |
| 448 | bit 66 O 1 nRAS0 74 1 Z |
| 449 | bit 65 O 1 nCAS3 74 1 Z |
| 450 | bit 64 O 1 nCAS2 74 1 Z |
| 451 | bit 63 O 1 nCAS1 74 1 Z |
| 452 | bit 62 O 1 nCAS0 74 1 Z |
| 453 | bit 61 O 0 RD_nWR |
| 454 | bit 60 I ? RDY |
| 455 | bit 59 O 1 nCS5 |
| 456 | bit 58 O 1 nCS4 |
| 457 | bit 57 O 1 nCS3 |
| 458 | bit 56 O 1 nCS2 |
| 459 | bit 55 O 1 nCS1 |
| 460 | bit 54 O 1 nCS0 |
| 461 | bit 53 O 0 A25 74 1 Z |
| 462 | bit 52 O 0 A24 74 1 Z |
| 463 | bit 51 O 0 A23 74 1 Z |
| 464 | bit 50 O 0 A22 74 1 Z |
| 465 | bit 49 O 0 A21 74 1 Z |
| 466 | bit 48 O 0 A20 74 1 Z |
| 467 | bit 47 O 0 A19 74 1 Z |
| 468 | bit 46 O 0 A18 74 1 Z |
| 469 | bit 45 O 0 A17 74 1 Z |
| 470 | bit 44 O 0 A16 74 1 Z |
| 471 | bit 43 O 0 A15 74 1 Z |
| 472 | bit 42 O 0 A14 74 1 Z |
| 473 | bit 41 O 0 A13 74 1 Z |
| 474 | bit 40 O 0 A12 74 1 Z |
| 475 | bit 39 O 0 A11 74 1 Z |
| 476 | bit 38 O 0 A10 74 1 Z |
| 477 | bit 37 O 0 A9 74 1 Z |
| 478 | bit 36 O 0 A8 74 1 Z |
| 479 | bit 35 O 0 A7 74 1 Z |
| 480 | bit 34 O 0 A6 74 1 Z |
| 481 | bit 33 O 0 A5 74 1 Z |
| 482 | bit 32 O 0 A4 74 1 Z |
| 483 | bit 31 O 0 A3 74 1 Z |
| 484 | bit 30 O 0 A2 74 1 Z |
| 485 | bit 29 O 0 A1 74 1 Z |
| 486 | bit 28 O 0 A0 74 1 Z |
| 487 | bit 27 C 1 UDC- |
| 488 | bit 26 O ? UDC- 27 1 Z |
| 489 | bit 25 I ? UDC- |
| 490 | bit 24 X ? UDC-/UDC+ |
| 491 | bit 23 C 1 UDC+ |
| 492 | bit 22 O ? UDC+ 23 1 Z |
| 493 | bit 21 I ? UDC+ |
| 494 | bit 20 C 0 RXD_1 |
| 495 | bit 19 O ? RXD_1 20 0 Z |
| 496 | bit 18 I ? RXD_1 |
| 497 | bit 17 C 0 TXD_1 |
| 498 | bit 16 O ? TXD_1 17 0 Z |
| 499 | bit 15 I ? TXD_1 |
| 500 | bit 14 C 0 RXD_2 |
| 501 | bit 13 O ? RXD_2 14 0 Z |
| 502 | bit 12 I ? RXD_2 |
| 503 | bit 11 C 0 TXD_2 |
| 504 | bit 10 O ? TXD_2 11 0 Z |
| 505 | bit 9 I ? TXD_2 |
| 506 | bit 8 C 0 RXD_3 |
| 507 | bit 7 O ? RXD_3 8 0 Z |
| 508 | bit 6 I ? RXD_3 |
| 509 | bit 5 C 0 TXD_3 |
| 510 | bit 4 O ? TXD_3 5 0 Z |
| 511 | bit 3 I ? TXD_3 |
| 512 | bit 2 I ? nRESET |
| 513 | bit 1 O 1 nRESET_OUT |
| 514 | bit 0 I ? ROM_SEL |
| 515 | |
| 516 | initbus sa1110 |
| 517 |
Branches:
master
