Hardware Design: SIE
Sign in or create your account | Project List | Help
Hardware Design: SIE Git Source Tree
Root/
| 1 | # |
| 2 | # $Id: s3c4510b 558 2003-09-05 21:09:14Z telka $ |
| 3 | # |
| 4 | # JTAG declarations for Samsung S3C4510B |
| 5 | # Copyright (C) 2003 ETC s.r.o. |
| 6 | # |
| 7 | # This program is free software; you can redistribute it and/or |
| 8 | # modify it under the terms of the GNU General Public License |
| 9 | # as published by the Free Software Foundation; either version 2 |
| 10 | # of the License, or (at your option) any later version. |
| 11 | # |
| 12 | # This program is distributed in the hope that it will be useful, |
| 13 | # but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 14 | # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 15 | # GNU General Public License for more details. |
| 16 | # |
| 17 | # You should have received a copy of the GNU General Public License |
| 18 | # along with this program; if not, write to the Free Software |
| 19 | # Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA |
| 20 | # 02111-1307, USA. |
| 21 | # |
| 22 | # Written by Jiun-Shian Ho <asky@syncom.com.tw>, 2003. |
| 23 | # |
| 24 | # Documentation: |
| 25 | # [1] Samsung Electronics Co., Ltd., "S3C4510B 32-Bit RISC Microcontroller |
| 26 | # User's Manual", Revision 1, August 2000, |
| 27 | # Order Number: 21-S3-C4510B-082000 |
| 28 | # |
| 29 | |
| 30 | # see Table A-2 or BSDL file (Page: A-13 ~ A-15) in [1] |
| 31 | signal nUADTR1 3 |
| 32 | signal UATXD1 4 |
| 33 | signal nUADSR1 5 |
| 34 | signal nDTRA 6 |
| 35 | signal RXDA 7 |
| 36 | signal nRTSA 8 |
| 37 | signal TXDA 9 |
| 38 | signal nCTSA 10 |
| 39 | signal nDCDA 13 |
| 40 | signal RXCA 14 |
| 41 | signal nSYNCA 15 |
| 42 | signal TXCA 16 |
| 43 | signal nDTRB 17 |
| 44 | signal RXDB 18 |
| 45 | signal nRTSB 19 |
| 46 | signal TXDB 20 |
| 47 | signal nCTSB 23 |
| 48 | signal nDCDB 24 |
| 49 | signal RXCB 25 |
| 50 | signal nSYNCB 26 |
| 51 | signal TXCB 27 |
| 52 | signal CRS_CRS_10M 28 |
| 53 | signal RX_DV_LINK10 29 |
| 54 | signal RXD0_RXD_10M 30 |
| 55 | signal RXD1 33 |
| 56 | signal RXD2 34 |
| 57 | signal RXD3 35 |
| 58 | signal RX_ERR 36 |
| 59 | signal RX_CLK_RXCLK_10M 37 |
| 60 | signal COL_COL_10M 38 |
| 61 | signal TXD0_TXD_10M 39 |
| 62 | signal TXD1_LOOP10 40 |
| 63 | signal TXD2 43 |
| 64 | signal TXD3 44 |
| 65 | signal TX_ERR_PCOMP_10M 45 |
| 66 | signal TX_CLK_TXCLK_10M 46 |
| 67 | signal TX_EN_TXEN_10M 47 |
| 68 | signal MDIO 48 |
| 69 | signal LITTLE 49 |
| 70 | signal MDC 50 |
| 71 | signal TCK 58 |
| 72 | signal TMS 59 |
| 73 | signal TDI 60 |
| 74 | signal TDO 61 |
| 75 | signal nTRST 62 |
| 76 | signal TMODE 63 |
| 77 | signal UCLK 64 |
| 78 | signal nECS0 67 |
| 79 | signal nECS1 68 |
| 80 | signal nECS2 69 |
| 81 | signal nECS3 70 |
| 82 | signal nEWAIT 71 |
| 83 | signal nOE 72 |
| 84 | signal B0SIZE0 73 |
| 85 | signal B0SIZE1 74 |
| 86 | signal CLKOEN 76 |
| 87 | signal MCLK 80 |
| 88 | signal nRESET 82 |
| 89 | signal CLKSEL 83 # PCLKSEL vs. CLKSEL ? |
| 90 | signal nRCS0 75 |
| 91 | signal nRCS1 84 |
| 92 | signal nRCS2 85 |
| 93 | signal nRCS3 86 |
| 94 | signal nRCS4 87 |
| 95 | signal nRCS5 88 |
| 96 | signal nRAS0 89 |
| 97 | signal nRAS1 90 |
| 98 | signal nRAS2 91 |
| 99 | signal nRAS3 94 |
| 100 | signal nCAS0 95 |
| 101 | signal nCAS1 96 |
| 102 | signal nCAS2 97 |
| 103 | signal nCAS3 98 |
| 104 | signal nDWE 99 |
| 105 | signal nWBE0 100 |
| 106 | signal nWBE1 101 |
| 107 | signal nWBE2 102 |
| 108 | signal nWBE3 107 |
| 109 | signal ExtMREQ 108 |
| 110 | signal ExtMACK 109 |
| 111 | signal ADDR0 110 |
| 112 | signal ADDR1 111 |
| 113 | signal ADDR2 112 |
| 114 | signal ADDR3 113 |
| 115 | signal ADDR4 114 |
| 116 | signal ADDR5 115 |
| 117 | signal ADDR6 116 |
| 118 | signal ADDR7 117 |
| 119 | signal ADDR8 120 |
| 120 | signal ADDR9 121 |
| 121 | signal ADDR10 122 |
| 122 | signal ADDR11 123 |
| 123 | signal ADDR12 124 |
| 124 | signal ADDR13 125 |
| 125 | signal ADDR14 126 |
| 126 | signal ADDR15 127 |
| 127 | signal ADDR16 128 |
| 128 | signal ADDR17 129 |
| 129 | signal ADDR18 132 |
| 130 | signal ADDR19 133 |
| 131 | signal ADDR20 134 |
| 132 | signal ADDR21 135 |
| 133 | signal XDATA0 136 |
| 134 | signal XDATA1 137 |
| 135 | signal XDATA2 138 |
| 136 | signal XDATA3 139 |
| 137 | signal XDATA4 140 |
| 138 | signal XDATA5 141 |
| 139 | signal XDATA6 144 |
| 140 | signal XDATA7 145 |
| 141 | signal XDATA8 146 |
| 142 | signal XDATA9 147 |
| 143 | signal XDATA10 148 |
| 144 | signal XDATA11 149 |
| 145 | signal XDATA12 150 |
| 146 | signal XDATA13 151 |
| 147 | signal XDATA14 152 |
| 148 | signal XDATA15 153 |
| 149 | signal XDATA16 154 |
| 150 | signal XDATA17 159 |
| 151 | signal XDATA18 160 |
| 152 | signal XDATA19 161 |
| 153 | signal XDATA20 162 |
| 154 | signal XDATA21 163 |
| 155 | signal XDATA22 164 |
| 156 | signal XDATA23 165 |
| 157 | signal XDATA24 166 |
| 158 | signal XDATA25 169 |
| 159 | signal XDATA26 170 |
| 160 | signal XDATA27 171 |
| 161 | signal XDATA28 172 |
| 162 | signal XDATA29 173 |
| 163 | signal XDATA30 174 |
| 164 | signal XDATA31 175 |
| 165 | signal P0 176 |
| 166 | signal P1 179 |
| 167 | signal P2 180 |
| 168 | signal P3 181 |
| 169 | signal P4 182 |
| 170 | signal P5 183 |
| 171 | signal P6 184 |
| 172 | signal P7 185 |
| 173 | signal P8 186 |
| 174 | signal P9 189 |
| 175 | signal P10 190 |
| 176 | signal P11 191 |
| 177 | signal P12 192 |
| 178 | signal P13 193 |
| 179 | signal P14 194 |
| 180 | signal P15 195 |
| 181 | signal P16 196 |
| 182 | signal P17 199 |
| 183 | signal SCL 200 |
| 184 | signal SDA 201 |
| 185 | signal UARXD0 202 |
| 186 | signal nUADTR0 203 |
| 187 | signal UATXD0 204 |
| 188 | signal nUADSR0 205 |
| 189 | signal UARXD1 206 |
| 190 | signal VDDP 1 21 41 53 78 103 118 142 157 177 197 |
| 191 | signal VDDI 11 31 51 65 92 105 130 155 167 187 207 |
| 192 | signal VSSP 2 22 42 54 79 93 106 131 156 168 188 208 |
| 193 | signal VSSI 12 32 52 66 81 104 119 143 158 178 198 |
| 194 | |
| 195 | # mandatory data registers |
| 196 | register BSR 233 # Boundary Scan Register (see Appendix-A (Page A-16) in [1]) |
| 197 | register BR 1 # Bypass Register |
| 198 | # optional data registers |
| 199 | register DIR 32 # Device Identification Register |
| 200 | |
| 201 | register SCAN 4 # Select scan channel for ARM |
| 202 | |
| 203 | # Appendix-A (Page A-16) in [1] |
| 204 | instruction length 4 |
| 205 | |
| 206 | # see Table A-6 in [1] |
| 207 | # mandatory instructions |
| 208 | instruction EXTEST 0000 BSR |
| 209 | instruction SAMPLE/PRELOAD 0011 BSR |
| 210 | instruction BYPASS 1111 BR |
| 211 | |
| 212 | # optional instructions |
| 213 | instruction HIGHZ 0111 BR |
| 214 | instruction IDCODE 1110 DIR |
| 215 | instruction INTEST 1100 BSR |
| 216 | instruction CLAMP 0101 BR |
| 217 | |
| 218 | instruction CLAMPZ 1001 BR |
| 219 | instruction RESTART 0100 BR |
| 220 | instruction SCAN_N 0010 SCAN |
| 221 | |
| 222 | # see Table A-2 or BSDL file (Page: A-16 ~ A-23) in [1] |
| 223 | bit 232 I ? nUADTR1 |
| 224 | bit 231 O ? UATXD1 |
| 225 | bit 230 O ? nUADSR1 |
| 226 | bit 229 O ? nDTRA |
| 227 | bit 228 I ? RXDA |
| 228 | bit 227 O ? nRTSA |
| 229 | bit 226 O ? TXDA |
| 230 | bit 225 I ? nCTSA |
| 231 | bit 224 I ? nDCDA |
| 232 | bit 223 I ? RXCA |
| 233 | bit 222 O ? nSYNCA |
| 234 | bit 221 I ? TXCA |
| 235 | bit 220 O ? TXCA 219 1 Z |
| 236 | bit 219 C 1 TXCA |
| 237 | bit 218 O ? nDTRB |
| 238 | bit 217 I ? RXDB |
| 239 | bit 216 O ? nRTSB |
| 240 | bit 215 O ? TXDB |
| 241 | bit 214 I ? nCTSB |
| 242 | bit 213 I ? nDCDB |
| 243 | bit 212 I ? RXCB |
| 244 | bit 211 O ? nSYNCB |
| 245 | bit 210 I ? TXCB |
| 246 | bit 209 O ? TXCB 208 1 Z |
| 247 | bit 208 C 1 TXCB |
| 248 | bit 207 I ? CRS_CRS_10M |
| 249 | bit 206 I ? RX_DV_LINK10 |
| 250 | bit 205 I ? RXD0_RXD_10M |
| 251 | bit 204 I ? RXD1 |
| 252 | bit 203 I ? RXD2 |
| 253 | bit 202 I ? RXD3 |
| 254 | bit 201 I ? RX_ERR |
| 255 | bit 200 I ? RX_CLK_RXCLK_10M |
| 256 | bit 199 I ? COL_COL_10M |
| 257 | bit 198 O ? TXD0_TXD_10M |
| 258 | bit 197 O ? TXD1_LOOP10 |
| 259 | bit 196 O ? TXD2 |
| 260 | bit 195 O ? TXD3 |
| 261 | bit 194 O ? TX_ERR_PCOMP_10M |
| 262 | bit 193 I ? TX_CLK_TXCLK_10M |
| 263 | bit 192 O ? TX_EN_TXEN_10M |
| 264 | bit 191 I ? MDIO |
| 265 | bit 190 O ? MDIO 189 1 Z |
| 266 | bit 189 C 1 MDIO |
| 267 | bit 188 I ? LITTLE |
| 268 | bit 187 O ? MDC |
| 269 | bit 186 I ? TMODE |
| 270 | bit 185 I ? UCLK |
| 271 | bit 184 C 1 . |
| 272 | bit 183 O ? nECS0 184 1 Z |
| 273 | bit 182 O ? nECS1 184 1 Z |
| 274 | bit 181 O ? nECS2 184 1 Z |
| 275 | bit 180 O ? nECS3 184 1 Z |
| 276 | bit 179 I ? nEWAIT |
| 277 | bit 178 O ? nOE 184 1 Z |
| 278 | bit 177 I ? B0SIZE0 |
| 279 | bit 176 I ? B0SIZE1 |
| 280 | bit 175 O ? nRCS0 184 1 Z |
| 281 | bit 174 I ? CLKOEN |
| 282 | bit 173 O ? MCLKO |
| 283 | bit 172 I ? MCLK |
| 284 | bit 171 I ? nRESET |
| 285 | bit 170 I ? CLKSEL |
| 286 | bit 169 O ? nRCS1 184 1 Z |
| 287 | bit 168 O ? nRCS2 184 1 Z |
| 288 | bit 167 O ? nRCS3 184 1 Z |
| 289 | bit 166 O ? nRCS4 184 1 Z |
| 290 | bit 165 O ? nRCS5 184 1 Z |
| 291 | bit 164 O ? nRAS0 184 1 Z |
| 292 | bit 163 O ? nRAS1 184 1 Z |
| 293 | bit 162 O ? nRAS2 184 1 Z |
| 294 | bit 161 O ? nRAS3 184 1 Z |
| 295 | bit 160 O ? nCAS0 184 1 Z |
| 296 | bit 159 O ? nCAS1 184 1 Z |
| 297 | bit 158 O ? nCAS2 184 1 Z |
| 298 | bit 157 O ? nCAS3 184 1 Z |
| 299 | bit 156 O ? nDWE 184 1 Z |
| 300 | bit 155 O ? nWBE0 184 1 Z |
| 301 | bit 154 O ? nWBE1 184 1 Z |
| 302 | bit 153 O ? nWBE2 184 1 Z |
| 303 | bit 152 O ? nWBE3 184 1 Z |
| 304 | bit 151 I ? ExtMREQ |
| 305 | bit 150 O ? ExtMACK |
| 306 | bit 149 O ? ADDR0 184 1 Z |
| 307 | bit 148 O ? ADDR1 184 1 Z |
| 308 | bit 147 O ? ADDR2 184 1 Z |
| 309 | bit 146 O ? ADDR3 184 1 Z |
| 310 | bit 145 O ? ADDR4 184 1 Z |
| 311 | bit 144 O ? ADDR5 184 1 Z |
| 312 | bit 143 O ? ADDR6 184 1 Z |
| 313 | bit 142 O ? ADDR7 184 1 Z |
| 314 | bit 141 O ? ADDR8 184 1 Z |
| 315 | bit 140 O ? ADDR9 184 1 Z |
| 316 | bit 139 O ? ADDR10 184 1 Z |
| 317 | bit 138 O ? ADDR11 184 1 Z |
| 318 | bit 137 O ? ADDR12 184 1 Z |
| 319 | bit 136 O ? ADDR13 184 1 Z |
| 320 | bit 135 O ? ADDR14 184 1 Z |
| 321 | bit 134 O ? ADDR15 184 1 Z |
| 322 | bit 133 O ? ADDR16 184 1 Z |
| 323 | bit 132 O ? ADDR17 184 1 Z |
| 324 | bit 131 O ? ADDR18 184 1 Z |
| 325 | bit 130 O ? ADDR19 184 1 Z |
| 326 | bit 129 O ? ADDR20 184 1 Z |
| 327 | bit 128 O ? ADDR21 184 1 Z |
| 328 | bit 127 C 1 . |
| 329 | bit 126 I ? XDATA0 |
| 330 | bit 125 O ? XDATA0 127 1 Z |
| 331 | bit 124 I ? XDATA1 |
| 332 | bit 123 O ? XDATA1 127 1 Z |
| 333 | bit 122 I ? XDATA2 |
| 334 | bit 121 O ? XDATA2 127 1 Z |
| 335 | bit 120 I ? XDATA3 |
| 336 | bit 119 O ? XDATA3 127 1 Z |
| 337 | bit 118 I ? XDATA4 |
| 338 | bit 117 O ? XDATA4 127 1 Z |
| 339 | bit 116 I ? XDATA5 |
| 340 | bit 115 O ? XDATA5 127 1 Z |
| 341 | bit 114 I ? XDATA6 |
| 342 | bit 113 O ? XDATA6 127 1 Z |
| 343 | bit 112 I ? XDATA7 |
| 344 | bit 111 O ? XDATA7 127 1 Z |
| 345 | bit 110 I ? XDATA8 |
| 346 | bit 109 O ? XDATA8 127 1 Z |
| 347 | bit 108 I ? XDATA9 |
| 348 | bit 107 O ? XDATA9 127 1 Z |
| 349 | bit 106 I ? XDATA10 |
| 350 | bit 105 O ? XDATA10 127 1 Z |
| 351 | bit 104 I ? XDATA11 |
| 352 | bit 103 O ? XDATA11 127 1 Z |
| 353 | bit 102 I ? XDATA12 |
| 354 | bit 101 O ? XDATA12 127 1 Z |
| 355 | bit 100 I ? XDATA13 |
| 356 | bit 99 O ? XDATA13 127 1 Z |
| 357 | bit 98 I ? XDATA14 |
| 358 | bit 97 O ? XDATA14 127 1 Z |
| 359 | bit 96 I ? XDATA15 |
| 360 | bit 95 O ? XDATA15 127 1 Z |
| 361 | bit 94 I ? XDATA16 |
| 362 | bit 93 O ? XDATA16 127 1 Z |
| 363 | bit 92 I ? XDATA17 |
| 364 | bit 91 O ? XDATA17 127 1 Z |
| 365 | bit 90 I ? XDATA18 |
| 366 | bit 89 O ? XDATA18 127 1 Z |
| 367 | bit 88 I ? XDATA19 |
| 368 | bit 87 O ? XDATA19 127 1 Z |
| 369 | bit 86 I ? XDATA20 |
| 370 | bit 85 O ? XDATA20 127 1 Z |
| 371 | bit 84 I ? XDATA21 |
| 372 | bit 83 O ? XDATA21 127 1 Z |
| 373 | bit 82 I ? XDATA22 |
| 374 | bit 81 O ? XDATA22 127 1 Z |
| 375 | bit 80 I ? XDATA23 |
| 376 | bit 79 O ? XDATA23 127 1 Z |
| 377 | bit 78 I ? XDATA24 |
| 378 | bit 77 O ? XDATA24 127 1 Z |
| 379 | bit 76 I ? XDATA25 |
| 380 | bit 75 O ? XDATA25 127 1 Z |
| 381 | bit 74 I ? XDATA26 |
| 382 | bit 73 O ? XDATA26 127 1 Z |
| 383 | bit 72 I ? XDATA27 |
| 384 | bit 71 O ? XDATA27 127 1 Z |
| 385 | bit 70 I ? XDATA28 |
| 386 | bit 69 O ? XDATA28 127 1 Z |
| 387 | bit 68 I ? XDATA29 |
| 388 | bit 67 O ? XDATA29 127 1 Z |
| 389 | bit 66 I ? XDATA30 |
| 390 | bit 65 O ? XDATA30 127 1 Z |
| 391 | bit 64 I ? XDATA31 |
| 392 | bit 63 O ? XDATA31 127 1 Z |
| 393 | bit 62 I ? P0 |
| 394 | bit 61 O ? P0 60 1 Z |
| 395 | bit 60 C 1 P0 |
| 396 | bit 59 I ? P1 |
| 397 | bit 58 O ? P1 57 1 Z |
| 398 | bit 57 C 1 P1 |
| 399 | bit 56 I ? P2 |
| 400 | bit 55 O ? P2 54 1 Z |
| 401 | bit 54 C 1 P2 |
| 402 | bit 53 I ? P3 |
| 403 | bit 52 O ? P3 51 1 Z |
| 404 | bit 51 C 1 P3 |
| 405 | bit 50 I ? P4 |
| 406 | bit 49 O ? P4 48 1 Z |
| 407 | bit 48 C 1 P4 |
| 408 | bit 47 I ? P5 |
| 409 | bit 46 O ? P5 45 1 Z |
| 410 | bit 45 C 1 P5 |
| 411 | bit 44 I ? P6 |
| 412 | bit 43 O ? P6 42 1 Z |
| 413 | bit 42 C 1 P6 |
| 414 | bit 41 I ? P7 |
| 415 | bit 40 O ? P7 39 1 Z |
| 416 | bit 39 C 1 P7 |
| 417 | bit 38 I ? P8 |
| 418 | bit 37 O ? P8 36 1 Z |
| 419 | bit 36 C 1 P8 |
| 420 | bit 35 I ? P9 |
| 421 | bit 34 O ? P9 33 1 Z |
| 422 | bit 33 C 1 P9 |
| 423 | bit 32 I ? P10 |
| 424 | bit 31 O ? P10 30 1 Z |
| 425 | bit 30 C 1 P10 |
| 426 | bit 29 I ? P11 |
| 427 | bit 28 O ? P11 27 1 Z |
| 428 | bit 27 C 1 P11 |
| 429 | bit 26 I ? P12 |
| 430 | bit 25 O ? P12 24 1 Z |
| 431 | bit 24 C 1 P12 |
| 432 | bit 23 I ? P13 |
| 433 | bit 22 O ? P13 21 1 Z |
| 434 | bit 21 C 1 P13 |
| 435 | bit 20 I ? P14 |
| 436 | bit 19 O ? P14 18 1 Z |
| 437 | bit 18 C 1 P14 |
| 438 | bit 17 I ? P15 |
| 439 | bit 16 O ? P15 15 1 Z |
| 440 | bit 15 C 1 P15 |
| 441 | bit 14 I ? P16 |
| 442 | bit 13 O ? P16 12 1 Z |
| 443 | bit 12 C 1 P16 |
| 444 | bit 11 I ? P17 |
| 445 | bit 10 O ? P17 9 1 Z |
| 446 | bit 9 C 1 P17 |
| 447 | bit 8 I 0 SCL |
| 448 | bit 7 O 1 SCL 7 1 Z |
| 449 | bit 6 I ? SDA |
| 450 | bit 5 O 1 SDA 5 1 Z |
| 451 | bit 4 I ? UARXD0 |
| 452 | bit 3 I ? nUADTR0 |
| 453 | bit 2 O ? UATXD0 |
| 454 | bit 1 O ? nUADSR0 |
| 455 | bit 0 I ? UARXD1 |
| 456 | |
| 457 | initbus s3c4510x |
| 458 |
Branches:
master
