| 1 | /******************************************************************************* |
| 2 | Copyright (C) Marvell International Ltd. and its affiliates |
| 3 | |
| 4 | This software file (the "File") is owned and distributed by Marvell |
| 5 | International Ltd. and/or its affiliates ("Marvell") under the following |
| 6 | alternative licensing terms. Once you have made an election to distribute the |
| 7 | File under one of the following license alternatives, please (i) delete this |
| 8 | introductory statement regarding license alternatives, (ii) delete the two |
| 9 | license alternatives that you have not elected to use and (iii) preserve the |
| 10 | Marvell copyright notice above. |
| 11 | |
| 12 | ******************************************************************************** |
| 13 | Marvell Commercial License Option |
| 14 | |
| 15 | If you received this File from Marvell and you have entered into a commercial |
| 16 | license agreement (a "Commercial License") with Marvell, the File is licensed |
| 17 | to you under the terms of the applicable Commercial License. |
| 18 | |
| 19 | ******************************************************************************** |
| 20 | Marvell GPL License Option |
| 21 | |
| 22 | If you received this File from Marvell, you may opt to use, redistribute and/or |
| 23 | modify this File in accordance with the terms and conditions of the General |
| 24 | Public License Version 2, June 1991 (the "GPL License"), a copy of which is |
| 25 | available along with the File in the license.txt file or by writing to the Free |
| 26 | Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or |
| 27 | on the worldwide web at http://www.gnu.org/licenses/gpl.txt. |
| 28 | |
| 29 | THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED |
| 30 | WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY |
| 31 | DISCLAIMED. The GPL License provides additional details about this warranty |
| 32 | disclaimer. |
| 33 | ******************************************************************************** |
| 34 | Marvell BSD License Option |
| 35 | |
| 36 | If you received this File from Marvell, you may opt to use, redistribute and/or |
| 37 | modify this File under the following licensing terms. |
| 38 | Redistribution and use in source and binary forms, with or without modification, |
| 39 | are permitted provided that the following conditions are met: |
| 40 | |
| 41 | * Redistributions of source code must retain the above copyright notice, |
| 42 | this list of conditions and the following disclaimer. |
| 43 | |
| 44 | * Redistributions in binary form must reproduce the above copyright |
| 45 | notice, this list of conditions and the following disclaimer in the |
| 46 | documentation and/or other materials provided with the distribution. |
| 47 | |
| 48 | * Neither the name of Marvell nor the names of its contributors may be |
| 49 | used to endorse or promote products derived from this software without |
| 50 | specific prior written permission. |
| 51 | |
| 52 | THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
| 53 | ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
| 54 | WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| 55 | DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR |
| 56 | ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
| 57 | (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
| 58 | LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON |
| 59 | ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 60 | (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
| 61 | SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 62 | |
| 63 | *******************************************************************************/ |
| 64 | |
| 65 | #ifndef __INCmvDram |
| 66 | #define __INCmvDram |
| 67 | |
| 68 | #include "ddr1_2/mvDramIf.h" |
| 69 | #include "twsi/mvTwsi.h" |
| 70 | |
| 71 | #define MAX_DIMM_NUM 2 |
| 72 | #define SPD_SIZE 128 |
| 73 | |
| 74 | /* Dimm spd offsets */ |
| 75 | #define DIMM_MEM_TYPE 2 |
| 76 | #define DIMM_ROW_NUM 3 |
| 77 | #define DIMM_COL_NUM 4 |
| 78 | #define DIMM_MODULE_BANK_NUM 5 |
| 79 | #define DIMM_DATA_WIDTH 6 |
| 80 | #define DIMM_VOLT_IF 8 |
| 81 | #define DIMM_MIN_CC_AT_MAX_CAS 9 |
| 82 | #define DIMM_ERR_CHECK_TYPE 11 |
| 83 | #define DIMM_REFRESH_INTERVAL 12 |
| 84 | #define DIMM_SDRAM_WIDTH 13 |
| 85 | #define DIMM_ERR_CHECK_DATA_WIDTH 14 |
| 86 | #define DIMM_MIN_CLK_DEL 15 |
| 87 | #define DIMM_BURST_LEN_SUP 16 |
| 88 | #define DIMM_DEV_BANK_NUM 17 |
| 89 | #define DIMM_SUP_CAL 18 |
| 90 | #define DIMM_DDR2_TYPE_INFORMATION 20 /* DDR2 only */ |
| 91 | #define DIMM_BUF_ADDR_CONT_IN 21 |
| 92 | #define DIMM_MIN_CC_AT_MAX_CAS_MINUS1 23 |
| 93 | #define DIMM_MIN_CC_AT_MAX_CAS_MINUS2 25 |
| 94 | #define DIMM_MIN_ROW_PRECHARGE_TIME 27 |
| 95 | #define DIMM_MIN_ROW_ACTIVE_TO_ROW_ACTIVE 28 |
| 96 | #define DIMM_MIN_RAS_TO_CAS_DELAY 29 |
| 97 | #define DIMM_MIN_RAS_PULSE_WIDTH 30 |
| 98 | #define DIMM_BANK_DENSITY 31 |
| 99 | #define DIMM_MIN_WRITE_RECOVERY_TIME 36 |
| 100 | #define DIMM_MIN_WRITE_TO_READ_CMD_DELAY 37 |
| 101 | #define DIMM_MIN_READ_TO_PRECH_CMD_DELAY 38 |
| 102 | #define DIMM_MIN_REFRESH_TO_ACTIVATE_CMD 42 |
| 103 | |
| 104 | /* Dimm Memory Type values */ |
| 105 | #define DIMM_MEM_TYPE_SDRAM 0x4 |
| 106 | #define DIMM_MEM_TYPE_DDR1 0x7 |
| 107 | #define DIMM_MEM_TYPE_DDR2 0x8 |
| 108 | |
| 109 | #define DIMM_MODULE_MANU_OFFS 64 |
| 110 | #define DIMM_MODULE_MANU_SIZE 8 |
| 111 | #define DIMM_MODULE_VEN_OFFS 73 |
| 112 | #define DIMM_MODULE_VEN_SIZE 25 |
| 113 | #define DIMM_MODULE_ID_OFFS 99 |
| 114 | #define DIMM_MODULE_ID_SIZE 18 |
| 115 | |
| 116 | /* enumeration for voltage levels. */ |
| 117 | typedef enum _mvDimmVoltageIf |
| 118 | { |
| 119 | TTL_5V_TOLERANT, |
| 120 | LVTTL, |
| 121 | HSTL_1_5V, |
| 122 | SSTL_3_3V, |
| 123 | SSTL_2_5V, |
| 124 | VOLTAGE_UNKNOWN, |
| 125 | } MV_DIMM_VOLTAGE_IF; |
| 126 | |
| 127 | |
| 128 | /* enumaration for SDRAM CAS Latencies. */ |
| 129 | typedef enum _mvDimmSdramCas |
| 130 | { |
| 131 | SD_CL_1 =1, |
| 132 | SD_CL_2, |
| 133 | SD_CL_3, |
| 134 | SD_CL_4, |
| 135 | SD_CL_5, |
| 136 | SD_CL_6, |
| 137 | SD_CL_7, |
| 138 | SD_FAULT |
| 139 | }MV_DIMM_SDRAM_CAS; |
| 140 | |
| 141 | |
| 142 | /* DIMM information structure */ |
| 143 | typedef struct _mvDimmInfo |
| 144 | { |
| 145 | MV_MEMORY_TYPE memoryType; /* DDR or SDRAM */ |
| 146 | |
| 147 | MV_U8 spdRawData[SPD_SIZE]; /* Content of SPD-EEPROM copied 1:1 */ |
| 148 | |
| 149 | /* DIMM dimensions */ |
| 150 | MV_U32 numOfRowAddr; |
| 151 | MV_U32 numOfColAddr; |
| 152 | MV_U32 numOfModuleBanks; |
| 153 | MV_U32 dataWidth; |
| 154 | MV_U32 errorCheckType; /* ECC , PARITY..*/ |
| 155 | MV_U32 sdramWidth; /* 4,8,16 or 32 */ |
| 156 | MV_U32 errorCheckDataWidth; /* 0 - no, 1 - Yes */ |
| 157 | MV_U32 burstLengthSupported; |
| 158 | MV_U32 numOfBanksOnEachDevice; |
| 159 | MV_U32 suportedCasLatencies; |
| 160 | MV_U32 refreshInterval; |
| 161 | MV_U32 dimmBankDensity; |
| 162 | MV_U32 dimmTypeInfo; /* DDR2 only */ |
| 163 | MV_U32 dimmAttributes; |
| 164 | |
| 165 | /* DIMM timing parameters */ |
| 166 | MV_U32 minCycleTimeAtMaxCasLatPs; |
| 167 | MV_U32 minCycleTimeAtMaxCasLatMinus1Ps; |
| 168 | MV_U32 minCycleTimeAtMaxCasLatMinus2Ps; |
| 169 | MV_U32 minRowPrechargeTime; |
| 170 | MV_U32 minRowActiveToRowActive; |
| 171 | MV_U32 minRasToCasDelay; |
| 172 | MV_U32 minRasPulseWidth; |
| 173 | MV_U32 minWriteRecoveryTime; /* DDR2 only */ |
| 174 | MV_U32 minWriteToReadCmdDelay; /* DDR2 only */ |
| 175 | MV_U32 minReadToPrechCmdDelay; /* DDR2 only */ |
| 176 | MV_U32 minRefreshToActiveCmd; /* DDR2 only */ |
| 177 | |
| 178 | /* Parameters calculated from the extracted DIMM information */ |
| 179 | MV_U32 size; /* 16,64,128,256 or 512 MByte in MB units */ |
| 180 | MV_U32 deviceDensity; /* 16,64,128,256 or 512 Mbit in MB units */ |
| 181 | MV_U32 numberOfDevices; |
| 182 | |
| 183 | } MV_DIMM_INFO; |
| 184 | |
| 185 | |
| 186 | MV_STATUS mvDramBankInfoGet(MV_U32 bankNum, MV_DRAM_BANK_INFO *pBankInfo); |
| 187 | MV_STATUS dimmSpdGet(MV_U32 dimmNum, MV_DIMM_INFO *pDimmInfo); |
| 188 | MV_VOID dimmSpdPrint(MV_U32 dimmNum); |
| 189 | MV_STATUS dimmSpdCpy(MV_VOID); |
| 190 | |
| 191 | #endif /* __INCmvDram */ |
| 192 | |
