Date: | 2010-03-27 22:42:13 (13 years 5 months ago) |
---|---|
Author: | Uwe Kleine-König |
Commit: | b7d41d6d580743b1fed1b9560d948c9ef58564bd |
Message: | V4L/DVB: mx1-camera: compile fix This fixes a regression of 7d58289 (mx1: prefix SOC specific defines with MX1_ and deprecate old names) Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de> Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com> |
Files: |
arch/arm/plat-mxc/include/mach/dma-mx1-mx2.h (1 diff) drivers/media/video/mx1_camera.c (3 diffs) |
Change Details
arch/arm/plat-mxc/include/mach/dma-mx1-mx2.h | ||
---|---|---|
31 | 31 | #define DMA_MODE_WRITE 1 |
32 | 32 | #define DMA_MODE_MASK 1 |
33 | 33 | |
34 | #define DMA_BASE IO_ADDRESS(DMA_BASE_ADDR) | |
34 | #define MX1_DMA_REG(offset) MX1_IO_ADDRESS(MX1_DMA_BASE_ADDR + (offset)) | |
35 | ||
36 | /* DMA Interrupt Mask Register */ | |
37 | #define MX1_DMA_DIMR MX1_DMA_REG(0x08) | |
38 | ||
39 | /* Channel Control Register */ | |
40 | #define MX1_DMA_CCR(x) MX1_DMA_REG(0x8c + ((x) << 6)) | |
35 | 41 | |
36 | 42 | #define IMX_DMA_MEMSIZE_32 (0 << 4) |
37 | 43 | #define IMX_DMA_MEMSIZE_8 (1 << 4) |
drivers/media/video/mx1_camera.c | ||
---|---|---|
49 | 49 | /* |
50 | 50 | * CSI registers |
51 | 51 | */ |
52 | #define DMA_CCR(x) (0x8c + ((x) << 6)) /* Control Registers */ | |
53 | #define DMA_DIMR 0x08 /* Interrupt mask Register */ | |
54 | 52 | #define CSICR1 0x00 /* CSI Control Register 1 */ |
55 | 53 | #define CSISR 0x08 /* CSI Status Register */ |
56 | 54 | #define CSIRXR 0x10 /* CSI RxFIFO Register */ |
... | ... | |
784 | 782 | pcdev); |
785 | 783 | |
786 | 784 | imx_dma_config_channel(pcdev->dma_chan, IMX_DMA_TYPE_FIFO, |
787 | IMX_DMA_MEMSIZE_32, DMA_REQ_CSI_R, 0); | |
785 | IMX_DMA_MEMSIZE_32, MX1_DMA_REQ_CSI_R, 0); | |
788 | 786 | /* burst length : 16 words = 64 bytes */ |
789 | 787 | imx_dma_config_burstlen(pcdev->dma_chan, 0); |
790 | 788 | |
... | ... | |
798 | 796 | set_fiq_handler(&mx1_camera_sof_fiq_start, &mx1_camera_sof_fiq_end - |
799 | 797 | &mx1_camera_sof_fiq_start); |
800 | 798 | |
801 | regs.ARM_r8 = DMA_BASE + DMA_DIMR; | |
802 | regs.ARM_r9 = DMA_BASE + DMA_CCR(pcdev->dma_chan); | |
799 | regs.ARM_r8 = (long)MX1_DMA_DIMR; | |
800 | regs.ARM_r9 = (long)MX1_DMA_CCR(pcdev->dma_chan); | |
803 | 801 | regs.ARM_r10 = (long)pcdev->base + CSICR1; |
804 | 802 | regs.ARM_fp = (long)pcdev->base + CSISR; |
805 | 803 | regs.ARM_sp = 1 << pcdev->dma_chan; |
Branches:
ben-wpan
ben-wpan-stefan
5396a9238205f20f811ea57898980d3ca82df0b6
jz-2.6.34
jz-2.6.34-rc5
jz-2.6.34-rc6
jz-2.6.34-rc7
jz-2.6.35
jz-2.6.36
jz-2.6.37
jz-2.6.38
jz-2.6.39
jz-3.0
jz-3.1
jz-3.11
jz-3.12
jz-3.13
jz-3.15
jz-3.16
jz-3.18-dt
jz-3.2
jz-3.3
jz-3.4
jz-3.5
jz-3.6
jz-3.6-rc2-pwm
jz-3.9
jz-3.9-clk
jz-3.9-rc8
jz47xx
jz47xx-2.6.38
master
Tags:
od-2011-09-04
od-2011-09-18
v2.6.34-rc5
v2.6.34-rc6
v2.6.34-rc7
v3.9