Root/
1 | /* |
2 | * include/linux/serial_reg.h |
3 | * |
4 | * Copyright (C) 1992, 1994 by Theodore Ts'o. |
5 | * |
6 | * Redistribution of this file is permitted under the terms of the GNU |
7 | * Public License (GPL) |
8 | * |
9 | * These are the UART port assignments, expressed as offsets from the base |
10 | * register. These assignments should hold for any serial port based on |
11 | * a 8250, 16450, or 16550(A). |
12 | */ |
13 | |
14 | #ifndef _LINUX_SERIAL_REG_H |
15 | #define _LINUX_SERIAL_REG_H |
16 | |
17 | /* |
18 | * DLAB=0 |
19 | */ |
20 | #define UART_RX 0 /* In: Receive buffer */ |
21 | #define UART_TX 0 /* Out: Transmit buffer */ |
22 | |
23 | #define UART_IER 1 /* Out: Interrupt Enable Register */ |
24 | #define UART_IER_MSI 0x08 /* Enable Modem status interrupt */ |
25 | #define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */ |
26 | #define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */ |
27 | #define UART_IER_RDI 0x01 /* Enable receiver data interrupt */ |
28 | /* |
29 | * Sleep mode for ST16650 and TI16750. For the ST16650, EFR[4]=1 |
30 | */ |
31 | #define UART_IERX_SLEEP 0x10 /* Enable sleep mode */ |
32 | |
33 | #define UART_IIR 2 /* In: Interrupt ID Register */ |
34 | #define UART_IIR_NO_INT 0x01 /* No interrupts pending */ |
35 | #define UART_IIR_ID 0x06 /* Mask for the interrupt ID */ |
36 | #define UART_IIR_MSI 0x00 /* Modem status interrupt */ |
37 | #define UART_IIR_THRI 0x02 /* Transmitter holding register empty */ |
38 | #define UART_IIR_RDI 0x04 /* Receiver data interrupt */ |
39 | #define UART_IIR_RLSI 0x06 /* Receiver line status interrupt */ |
40 | |
41 | #define UART_IIR_BUSY 0x07 /* DesignWare APB Busy Detect */ |
42 | |
43 | #define UART_FCR 2 /* Out: FIFO Control Register */ |
44 | #define UART_FCR_ENABLE_FIFO 0x01 /* Enable the FIFO */ |
45 | #define UART_FCR_CLEAR_RCVR 0x02 /* Clear the RCVR FIFO */ |
46 | #define UART_FCR_CLEAR_XMIT 0x04 /* Clear the XMIT FIFO */ |
47 | #define UART_FCR_DMA_SELECT 0x08 /* For DMA applications */ |
48 | /* |
49 | * Note: The FIFO trigger levels are chip specific: |
50 | * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11 |
51 | * PC16550D: 1 4 8 14 xx xx xx xx |
52 | * TI16C550A: 1 4 8 14 xx xx xx xx |
53 | * TI16C550C: 1 4 8 14 xx xx xx xx |
54 | * ST16C550: 1 4 8 14 xx xx xx xx |
55 | * ST16C650: 8 16 24 28 16 8 24 30 PORT_16650V2 |
56 | * NS16C552: 1 4 8 14 xx xx xx xx |
57 | * ST16C654: 8 16 56 60 8 16 32 56 PORT_16654 |
58 | * TI16C750: 1 16 32 56 xx xx xx xx PORT_16750 |
59 | * TI16C752: 8 16 56 60 8 16 32 56 |
60 | */ |
61 | #define UART_FCR_R_TRIG_00 0x00 |
62 | #define UART_FCR_R_TRIG_01 0x40 |
63 | #define UART_FCR_R_TRIG_10 0x80 |
64 | #define UART_FCR_R_TRIG_11 0xc0 |
65 | #define UART_FCR_T_TRIG_00 0x00 |
66 | #define UART_FCR_T_TRIG_01 0x10 |
67 | #define UART_FCR_T_TRIG_10 0x20 |
68 | #define UART_FCR_T_TRIG_11 0x30 |
69 | |
70 | #define UART_FCR_TRIGGER_MASK 0xC0 /* Mask for the FIFO trigger range */ |
71 | #define UART_FCR_TRIGGER_1 0x00 /* Mask for trigger set at 1 */ |
72 | #define UART_FCR_TRIGGER_4 0x40 /* Mask for trigger set at 4 */ |
73 | #define UART_FCR_TRIGGER_8 0x80 /* Mask for trigger set at 8 */ |
74 | #define UART_FCR_TRIGGER_14 0xC0 /* Mask for trigger set at 14 */ |
75 | /* 16650 definitions */ |
76 | #define UART_FCR6_R_TRIGGER_8 0x00 /* Mask for receive trigger set at 1 */ |
77 | #define UART_FCR6_R_TRIGGER_16 0x40 /* Mask for receive trigger set at 4 */ |
78 | #define UART_FCR6_R_TRIGGER_24 0x80 /* Mask for receive trigger set at 8 */ |
79 | #define UART_FCR6_R_TRIGGER_28 0xC0 /* Mask for receive trigger set at 14 */ |
80 | #define UART_FCR6_T_TRIGGER_16 0x00 /* Mask for transmit trigger set at 16 */ |
81 | #define UART_FCR6_T_TRIGGER_8 0x10 /* Mask for transmit trigger set at 8 */ |
82 | #define UART_FCR6_T_TRIGGER_24 0x20 /* Mask for transmit trigger set at 24 */ |
83 | #define UART_FCR6_T_TRIGGER_30 0x30 /* Mask for transmit trigger set at 30 */ |
84 | #define UART_FCR7_64BYTE 0x20 /* Go into 64 byte mode (TI16C750) */ |
85 | |
86 | #define UART_LCR 3 /* Out: Line Control Register */ |
87 | /* |
88 | * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting |
89 | * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits. |
90 | */ |
91 | #define UART_LCR_DLAB 0x80 /* Divisor latch access bit */ |
92 | #define UART_LCR_SBC 0x40 /* Set break control */ |
93 | #define UART_LCR_SPAR 0x20 /* Stick parity (?) */ |
94 | #define UART_LCR_EPAR 0x10 /* Even parity select */ |
95 | #define UART_LCR_PARITY 0x08 /* Parity Enable */ |
96 | #define UART_LCR_STOP 0x04 /* Stop bits: 0=1 bit, 1=2 bits */ |
97 | #define UART_LCR_WLEN5 0x00 /* Wordlength: 5 bits */ |
98 | #define UART_LCR_WLEN6 0x01 /* Wordlength: 6 bits */ |
99 | #define UART_LCR_WLEN7 0x02 /* Wordlength: 7 bits */ |
100 | #define UART_LCR_WLEN8 0x03 /* Wordlength: 8 bits */ |
101 | |
102 | #define UART_MCR 4 /* Out: Modem Control Register */ |
103 | #define UART_MCR_CLKSEL 0x80 /* Divide clock by 4 (TI16C752, EFR[4]=1) */ |
104 | #define UART_MCR_TCRTLR 0x40 /* Access TCR/TLR (TI16C752, EFR[4]=1) */ |
105 | #define UART_MCR_XONANY 0x20 /* Enable Xon Any (TI16C752, EFR[4]=1) */ |
106 | #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */ |
107 | #define UART_MCR_LOOP 0x10 /* Enable loopback test mode */ |
108 | #define UART_MCR_OUT2 0x08 /* Out2 complement */ |
109 | #define UART_MCR_OUT1 0x04 /* Out1 complement */ |
110 | #define UART_MCR_RTS 0x02 /* RTS complement */ |
111 | #define UART_MCR_DTR 0x01 /* DTR complement */ |
112 | |
113 | #define UART_LSR 5 /* In: Line Status Register */ |
114 | #define UART_LSR_TEMT 0x40 /* Transmitter empty */ |
115 | #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */ |
116 | #define UART_LSR_BI 0x10 /* Break interrupt indicator */ |
117 | #define UART_LSR_FE 0x08 /* Frame error indicator */ |
118 | #define UART_LSR_PE 0x04 /* Parity error indicator */ |
119 | #define UART_LSR_OE 0x02 /* Overrun error indicator */ |
120 | #define UART_LSR_DR 0x01 /* Receiver data ready */ |
121 | #define UART_LSR_BRK_ERROR_BITS 0x1E /* BI, FE, PE, OE bits */ |
122 | |
123 | #define UART_MSR 6 /* In: Modem Status Register */ |
124 | #define UART_MSR_DCD 0x80 /* Data Carrier Detect */ |
125 | #define UART_MSR_RI 0x40 /* Ring Indicator */ |
126 | #define UART_MSR_DSR 0x20 /* Data Set Ready */ |
127 | #define UART_MSR_CTS 0x10 /* Clear to Send */ |
128 | #define UART_MSR_DDCD 0x08 /* Delta DCD */ |
129 | #define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */ |
130 | #define UART_MSR_DDSR 0x02 /* Delta DSR */ |
131 | #define UART_MSR_DCTS 0x01 /* Delta CTS */ |
132 | #define UART_MSR_ANY_DELTA 0x0F /* Any of the delta bits! */ |
133 | |
134 | #define UART_SCR 7 /* I/O: Scratch Register */ |
135 | |
136 | /* |
137 | * DLAB=1 |
138 | */ |
139 | #define UART_DLL 0 /* Out: Divisor Latch Low */ |
140 | #define UART_DLM 1 /* Out: Divisor Latch High */ |
141 | |
142 | /* |
143 | * LCR=0xBF (or DLAB=1 for 16C660) |
144 | */ |
145 | #define UART_EFR 2 /* I/O: Extended Features Register */ |
146 | #define UART_EFR_CTS 0x80 /* CTS flow control */ |
147 | #define UART_EFR_RTS 0x40 /* RTS flow control */ |
148 | #define UART_EFR_SCD 0x20 /* Special character detect */ |
149 | #define UART_EFR_ECB 0x10 /* Enhanced control bit */ |
150 | /* |
151 | * the low four bits control software flow control |
152 | */ |
153 | |
154 | /* |
155 | * LCR=0xBF, TI16C752, ST16650, ST16650A, ST16654 |
156 | */ |
157 | #define UART_XON1 4 /* I/O: Xon character 1 */ |
158 | #define UART_XON2 5 /* I/O: Xon character 2 */ |
159 | #define UART_XOFF1 6 /* I/O: Xoff character 1 */ |
160 | #define UART_XOFF2 7 /* I/O: Xoff character 2 */ |
161 | |
162 | /* |
163 | * EFR[4]=1 MCR[6]=1, TI16C752 |
164 | */ |
165 | #define UART_TI752_TCR 6 /* I/O: transmission control register */ |
166 | #define UART_TI752_TLR 7 /* I/O: trigger level register */ |
167 | |
168 | /* |
169 | * LCR=0xBF, XR16C85x |
170 | */ |
171 | #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx |
172 | * In: Fifo count |
173 | * Out: Fifo custom trigger levels */ |
174 | /* |
175 | * These are the definitions for the Programmable Trigger Register |
176 | */ |
177 | #define UART_TRG_1 0x01 |
178 | #define UART_TRG_4 0x04 |
179 | #define UART_TRG_8 0x08 |
180 | #define UART_TRG_16 0x10 |
181 | #define UART_TRG_32 0x20 |
182 | #define UART_TRG_64 0x40 |
183 | #define UART_TRG_96 0x60 |
184 | #define UART_TRG_120 0x78 |
185 | #define UART_TRG_128 0x80 |
186 | |
187 | #define UART_FCTR 1 /* Feature Control Register */ |
188 | #define UART_FCTR_RTS_NODELAY 0x00 /* RTS flow control delay */ |
189 | #define UART_FCTR_RTS_4DELAY 0x01 |
190 | #define UART_FCTR_RTS_6DELAY 0x02 |
191 | #define UART_FCTR_RTS_8DELAY 0x03 |
192 | #define UART_FCTR_IRDA 0x04 /* IrDa data encode select */ |
193 | #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */ |
194 | #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */ |
195 | #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */ |
196 | #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */ |
197 | #define UART_FCTR_TRGD 0x30 /* Tx/Rx 850 programmable trigger select */ |
198 | #define UART_FCTR_SCR_SWAP 0x40 /* Scratch pad register swap */ |
199 | #define UART_FCTR_RX 0x00 /* Programmable trigger mode select */ |
200 | #define UART_FCTR_TX 0x80 /* Programmable trigger mode select */ |
201 | |
202 | /* |
203 | * LCR=0xBF, FCTR[6]=1 |
204 | */ |
205 | #define UART_EMSR 7 /* Extended Mode Select Register */ |
206 | #define UART_EMSR_FIFO_COUNT 0x01 /* Rx/Tx select */ |
207 | #define UART_EMSR_ALT_COUNT 0x02 /* Alternating count select */ |
208 | |
209 | /* |
210 | * The Intel XScale on-chip UARTs define these bits |
211 | */ |
212 | #define UART_IER_DMAE 0x80 /* DMA Requests Enable */ |
213 | #define UART_IER_UUE 0x40 /* UART Unit Enable */ |
214 | #define UART_IER_NRZE 0x20 /* NRZ coding Enable */ |
215 | #define UART_IER_RTOIE 0x10 /* Receiver Time Out Interrupt Enable */ |
216 | |
217 | #define UART_IIR_TOD 0x08 /* Character Timeout Indication Detected */ |
218 | |
219 | #define UART_FCR_PXAR1 0x00 /* receive FIFO threshold = 1 */ |
220 | #define UART_FCR_PXAR8 0x40 /* receive FIFO threshold = 8 */ |
221 | #define UART_FCR_PXAR16 0x80 /* receive FIFO threshold = 16 */ |
222 | #define UART_FCR_PXAR32 0xc0 /* receive FIFO threshold = 32 */ |
223 | |
224 | |
225 | |
226 | |
227 | /* |
228 | * These register definitions are for the 16C950 |
229 | */ |
230 | #define UART_ASR 0x01 /* Additional Status Register */ |
231 | #define UART_RFL 0x03 /* Receiver FIFO level */ |
232 | #define UART_TFL 0x04 /* Transmitter FIFO level */ |
233 | #define UART_ICR 0x05 /* Index Control Register */ |
234 | |
235 | /* The 16950 ICR registers */ |
236 | #define UART_ACR 0x00 /* Additional Control Register */ |
237 | #define UART_CPR 0x01 /* Clock Prescalar Register */ |
238 | #define UART_TCR 0x02 /* Times Clock Register */ |
239 | #define UART_CKS 0x03 /* Clock Select Register */ |
240 | #define UART_TTL 0x04 /* Transmitter Interrupt Trigger Level */ |
241 | #define UART_RTL 0x05 /* Receiver Interrupt Trigger Level */ |
242 | #define UART_FCL 0x06 /* Flow Control Level Lower */ |
243 | #define UART_FCH 0x07 /* Flow Control Level Higher */ |
244 | #define UART_ID1 0x08 /* ID #1 */ |
245 | #define UART_ID2 0x09 /* ID #2 */ |
246 | #define UART_ID3 0x0A /* ID #3 */ |
247 | #define UART_REV 0x0B /* Revision */ |
248 | #define UART_CSR 0x0C /* Channel Software Reset */ |
249 | #define UART_NMR 0x0D /* Nine-bit Mode Register */ |
250 | #define UART_CTR 0xFF |
251 | |
252 | /* |
253 | * The 16C950 Additional Control Register |
254 | */ |
255 | #define UART_ACR_RXDIS 0x01 /* Receiver disable */ |
256 | #define UART_ACR_TXDIS 0x02 /* Transmitter disable */ |
257 | #define UART_ACR_DSRFC 0x04 /* DSR Flow Control */ |
258 | #define UART_ACR_TLENB 0x20 /* 950 trigger levels enable */ |
259 | #define UART_ACR_ICRRD 0x40 /* ICR Read enable */ |
260 | #define UART_ACR_ASREN 0x80 /* Additional status enable */ |
261 | |
262 | |
263 | |
264 | /* |
265 | * These definitions are for the RSA-DV II/S card, from |
266 | * |
267 | * Kiyokazu SUTO <suto@ks-and-ks.ne.jp> |
268 | */ |
269 | |
270 | #define UART_RSA_BASE (-8) |
271 | |
272 | #define UART_RSA_MSR ((UART_RSA_BASE) + 0) /* I/O: Mode Select Register */ |
273 | |
274 | #define UART_RSA_MSR_SWAP (1 << 0) /* Swap low/high 8 bytes in I/O port addr */ |
275 | #define UART_RSA_MSR_FIFO (1 << 2) /* Enable the external FIFO */ |
276 | #define UART_RSA_MSR_FLOW (1 << 3) /* Enable the auto RTS/CTS flow control */ |
277 | #define UART_RSA_MSR_ITYP (1 << 4) /* Level (1) / Edge triger (0) */ |
278 | |
279 | #define UART_RSA_IER ((UART_RSA_BASE) + 1) /* I/O: Interrupt Enable Register */ |
280 | |
281 | #define UART_RSA_IER_Rx_FIFO_H (1 << 0) /* Enable Rx FIFO half full int. */ |
282 | #define UART_RSA_IER_Tx_FIFO_H (1 << 1) /* Enable Tx FIFO half full int. */ |
283 | #define UART_RSA_IER_Tx_FIFO_E (1 << 2) /* Enable Tx FIFO empty int. */ |
284 | #define UART_RSA_IER_Rx_TOUT (1 << 3) /* Enable char receive timeout int */ |
285 | #define UART_RSA_IER_TIMER (1 << 4) /* Enable timer interrupt */ |
286 | |
287 | #define UART_RSA_SRR ((UART_RSA_BASE) + 2) /* IN: Status Read Register */ |
288 | |
289 | #define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0) /* Tx FIFO is not empty (1) */ |
290 | #define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1) /* Tx FIFO is not half full (1) */ |
291 | #define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2) /* Tx FIFO is not full (1) */ |
292 | #define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3) /* Rx FIFO is not empty (1) */ |
293 | #define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4) /* Rx FIFO is not half full (1) */ |
294 | #define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5) /* Rx FIFO is not full (1) */ |
295 | #define UART_RSA_SRR_Rx_TOUT (1 << 6) /* Character reception timeout occurred (1) */ |
296 | #define UART_RSA_SRR_TIMER (1 << 7) /* Timer interrupt occurred */ |
297 | |
298 | #define UART_RSA_FRR ((UART_RSA_BASE) + 2) /* OUT: FIFO Reset Register */ |
299 | |
300 | #define UART_RSA_TIVSR ((UART_RSA_BASE) + 3) /* I/O: Timer Interval Value Set Register */ |
301 | |
302 | #define UART_RSA_TCR ((UART_RSA_BASE) + 4) /* OUT: Timer Control Register */ |
303 | |
304 | #define UART_RSA_TCR_SWITCH (1 << 0) /* Timer on */ |
305 | |
306 | /* |
307 | * The RSA DSV/II board has two fixed clock frequencies. One is the |
308 | * standard rate, and the other is 8 times faster. |
309 | */ |
310 | #define SERIAL_RSA_BAUD_BASE (921600) |
311 | #define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8) |
312 | |
313 | /* |
314 | * Extra serial register definitions for the internal UARTs |
315 | * in TI OMAP processors. |
316 | */ |
317 | #define UART_OMAP_MDR1 0x08 /* Mode definition register */ |
318 | #define UART_OMAP_MDR2 0x09 /* Mode definition register 2 */ |
319 | #define UART_OMAP_SCR 0x10 /* Supplementary control register */ |
320 | #define UART_OMAP_SSR 0x11 /* Supplementary status register */ |
321 | #define UART_OMAP_EBLR 0x12 /* BOF length register */ |
322 | #define UART_OMAP_OSC_12M_SEL 0x13 /* OMAP1510 12MHz osc select */ |
323 | #define UART_OMAP_MVER 0x14 /* Module version register */ |
324 | #define UART_OMAP_SYSC 0x15 /* System configuration register */ |
325 | #define UART_OMAP_SYSS 0x16 /* System status register */ |
326 | #define UART_OMAP_WER 0x17 /* Wake-up enable register */ |
327 | |
328 | #endif /* _LINUX_SERIAL_REG_H */ |
329 | |
330 |
Branches:
ben-wpan
ben-wpan-stefan
javiroman/ks7010
jz-2.6.34
jz-2.6.34-rc5
jz-2.6.34-rc6
jz-2.6.34-rc7
jz-2.6.35
jz-2.6.36
jz-2.6.37
jz-2.6.38
jz-2.6.39
jz-3.0
jz-3.1
jz-3.11
jz-3.12
jz-3.13
jz-3.15
jz-3.16
jz-3.18-dt
jz-3.2
jz-3.3
jz-3.4
jz-3.5
jz-3.6
jz-3.6-rc2-pwm
jz-3.9
jz-3.9-clk
jz-3.9-rc8
jz47xx
jz47xx-2.6.38
master
Tags:
od-2011-09-04
od-2011-09-18
v2.6.34-rc5
v2.6.34-rc6
v2.6.34-rc7
v3.9