Root/
1 | /* |
2 | * Freescale i.MX Frame Buffer device driver |
3 | * |
4 | * Copyright (C) 2004 Sascha Hauer, Pengutronix |
5 | * Based on acornfb.c Copyright (C) Russell King. |
6 | * |
7 | * This file is subject to the terms and conditions of the GNU General Public |
8 | * License. See the file COPYING in the main directory of this archive for |
9 | * more details. |
10 | * |
11 | * Please direct your questions and comments on this driver to the following |
12 | * email address: |
13 | * |
14 | * linux-arm-kernel@lists.arm.linux.org.uk |
15 | */ |
16 | |
17 | #include <linux/module.h> |
18 | #include <linux/kernel.h> |
19 | #include <linux/errno.h> |
20 | #include <linux/string.h> |
21 | #include <linux/interrupt.h> |
22 | #include <linux/slab.h> |
23 | #include <linux/mm.h> |
24 | #include <linux/fb.h> |
25 | #include <linux/delay.h> |
26 | #include <linux/init.h> |
27 | #include <linux/ioport.h> |
28 | #include <linux/cpufreq.h> |
29 | #include <linux/clk.h> |
30 | #include <linux/platform_device.h> |
31 | #include <linux/dma-mapping.h> |
32 | #include <linux/io.h> |
33 | #include <linux/math64.h> |
34 | |
35 | #include <mach/imxfb.h> |
36 | #include <mach/hardware.h> |
37 | |
38 | /* |
39 | * Complain if VAR is out of range. |
40 | */ |
41 | #define DEBUG_VAR 1 |
42 | |
43 | #define DRIVER_NAME "imx-fb" |
44 | |
45 | #define LCDC_SSA 0x00 |
46 | |
47 | #define LCDC_SIZE 0x04 |
48 | #define SIZE_XMAX(x) ((((x) >> 4) & 0x3f) << 20) |
49 | |
50 | #ifdef CONFIG_ARCH_MX1 |
51 | #define SIZE_YMAX(y) ((y) & 0x1ff) |
52 | #else |
53 | #define SIZE_YMAX(y) ((y) & 0x3ff) |
54 | #endif |
55 | |
56 | #define LCDC_VPW 0x08 |
57 | #define VPW_VPW(x) ((x) & 0x3ff) |
58 | |
59 | #define LCDC_CPOS 0x0C |
60 | #define CPOS_CC1 (1<<31) |
61 | #define CPOS_CC0 (1<<30) |
62 | #define CPOS_OP (1<<28) |
63 | #define CPOS_CXP(x) (((x) & 3ff) << 16) |
64 | |
65 | #ifdef CONFIG_ARCH_MX1 |
66 | #define CPOS_CYP(y) ((y) & 0x1ff) |
67 | #else |
68 | #define CPOS_CYP(y) ((y) & 0x3ff) |
69 | #endif |
70 | |
71 | #define LCDC_LCWHB 0x10 |
72 | #define LCWHB_BK_EN (1<<31) |
73 | #define LCWHB_CW(w) (((w) & 0x1f) << 24) |
74 | #define LCWHB_CH(h) (((h) & 0x1f) << 16) |
75 | #define LCWHB_BD(x) ((x) & 0xff) |
76 | |
77 | #define LCDC_LCHCC 0x14 |
78 | |
79 | #ifdef CONFIG_ARCH_MX1 |
80 | #define LCHCC_CUR_COL_R(r) (((r) & 0x1f) << 11) |
81 | #define LCHCC_CUR_COL_G(g) (((g) & 0x3f) << 5) |
82 | #define LCHCC_CUR_COL_B(b) ((b) & 0x1f) |
83 | #else |
84 | #define LCHCC_CUR_COL_R(r) (((r) & 0x3f) << 12) |
85 | #define LCHCC_CUR_COL_G(g) (((g) & 0x3f) << 6) |
86 | #define LCHCC_CUR_COL_B(b) ((b) & 0x3f) |
87 | #endif |
88 | |
89 | #define LCDC_PCR 0x18 |
90 | |
91 | #define LCDC_HCR 0x1C |
92 | #define HCR_H_WIDTH(x) (((x) & 0x3f) << 26) |
93 | #define HCR_H_WAIT_1(x) (((x) & 0xff) << 8) |
94 | #define HCR_H_WAIT_2(x) ((x) & 0xff) |
95 | |
96 | #define LCDC_VCR 0x20 |
97 | #define VCR_V_WIDTH(x) (((x) & 0x3f) << 26) |
98 | #define VCR_V_WAIT_1(x) (((x) & 0xff) << 8) |
99 | #define VCR_V_WAIT_2(x) ((x) & 0xff) |
100 | |
101 | #define LCDC_POS 0x24 |
102 | #define POS_POS(x) ((x) & 1f) |
103 | |
104 | #define LCDC_LSCR1 0x28 |
105 | /* bit fields in imxfb.h */ |
106 | |
107 | #define LCDC_PWMR 0x2C |
108 | /* bit fields in imxfb.h */ |
109 | |
110 | #define LCDC_DMACR 0x30 |
111 | /* bit fields in imxfb.h */ |
112 | |
113 | #define LCDC_RMCR 0x34 |
114 | |
115 | #ifdef CONFIG_ARCH_MX1 |
116 | #define RMCR_LCDC_EN (1<<1) |
117 | #else |
118 | #define RMCR_LCDC_EN 0 |
119 | #endif |
120 | |
121 | #define RMCR_SELF_REF (1<<0) |
122 | |
123 | #define LCDC_LCDICR 0x38 |
124 | #define LCDICR_INT_SYN (1<<2) |
125 | #define LCDICR_INT_CON (1) |
126 | |
127 | #define LCDC_LCDISR 0x40 |
128 | #define LCDISR_UDR_ERR (1<<3) |
129 | #define LCDISR_ERR_RES (1<<2) |
130 | #define LCDISR_EOF (1<<1) |
131 | #define LCDISR_BOF (1<<0) |
132 | |
133 | /* Used fb-mode. Can be set on kernel command line, therefore file-static. */ |
134 | static const char *fb_mode; |
135 | |
136 | |
137 | /* |
138 | * These are the bitfields for each |
139 | * display depth that we support. |
140 | */ |
141 | struct imxfb_rgb { |
142 | struct fb_bitfield red; |
143 | struct fb_bitfield green; |
144 | struct fb_bitfield blue; |
145 | struct fb_bitfield transp; |
146 | }; |
147 | |
148 | struct imxfb_info { |
149 | struct platform_device *pdev; |
150 | void __iomem *regs; |
151 | struct clk *clk; |
152 | |
153 | /* |
154 | * These are the addresses we mapped |
155 | * the framebuffer memory region to. |
156 | */ |
157 | dma_addr_t map_dma; |
158 | u_char *map_cpu; |
159 | u_int map_size; |
160 | |
161 | u_char *screen_cpu; |
162 | dma_addr_t screen_dma; |
163 | u_int palette_size; |
164 | |
165 | dma_addr_t dbar1; |
166 | dma_addr_t dbar2; |
167 | |
168 | u_int pcr; |
169 | u_int pwmr; |
170 | u_int lscr1; |
171 | u_int dmacr; |
172 | u_int cmap_inverse:1, |
173 | cmap_static:1, |
174 | unused:30; |
175 | |
176 | struct imx_fb_videomode *mode; |
177 | int num_modes; |
178 | |
179 | void (*lcd_power)(int); |
180 | void (*backlight_power)(int); |
181 | }; |
182 | |
183 | #define IMX_NAME "IMX" |
184 | |
185 | /* |
186 | * Minimum X and Y resolutions |
187 | */ |
188 | #define MIN_XRES 64 |
189 | #define MIN_YRES 64 |
190 | |
191 | /* Actually this really is 18bit support, the lowest 2 bits of each colour |
192 | * are unused in hardware. We claim to have 24bit support to make software |
193 | * like X work, which does not support 18bit. |
194 | */ |
195 | static struct imxfb_rgb def_rgb_18 = { |
196 | .red = {.offset = 16, .length = 8,}, |
197 | .green = {.offset = 8, .length = 8,}, |
198 | .blue = {.offset = 0, .length = 8,}, |
199 | .transp = {.offset = 0, .length = 0,}, |
200 | }; |
201 | |
202 | static struct imxfb_rgb def_rgb_16_tft = { |
203 | .red = {.offset = 11, .length = 5,}, |
204 | .green = {.offset = 5, .length = 6,}, |
205 | .blue = {.offset = 0, .length = 5,}, |
206 | .transp = {.offset = 0, .length = 0,}, |
207 | }; |
208 | |
209 | static struct imxfb_rgb def_rgb_16_stn = { |
210 | .red = {.offset = 8, .length = 4,}, |
211 | .green = {.offset = 4, .length = 4,}, |
212 | .blue = {.offset = 0, .length = 4,}, |
213 | .transp = {.offset = 0, .length = 0,}, |
214 | }; |
215 | |
216 | static struct imxfb_rgb def_rgb_8 = { |
217 | .red = {.offset = 0, .length = 8,}, |
218 | .green = {.offset = 0, .length = 8,}, |
219 | .blue = {.offset = 0, .length = 8,}, |
220 | .transp = {.offset = 0, .length = 0,}, |
221 | }; |
222 | |
223 | static int imxfb_activate_var(struct fb_var_screeninfo *var, |
224 | struct fb_info *info); |
225 | |
226 | static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf) |
227 | { |
228 | chan &= 0xffff; |
229 | chan >>= 16 - bf->length; |
230 | return chan << bf->offset; |
231 | } |
232 | |
233 | static int imxfb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue, |
234 | u_int trans, struct fb_info *info) |
235 | { |
236 | struct imxfb_info *fbi = info->par; |
237 | u_int val, ret = 1; |
238 | |
239 | #define CNVT_TOHW(val,width) ((((val)<<(width))+0x7FFF-(val))>>16) |
240 | if (regno < fbi->palette_size) { |
241 | val = (CNVT_TOHW(red, 4) << 8) | |
242 | (CNVT_TOHW(green,4) << 4) | |
243 | CNVT_TOHW(blue, 4); |
244 | |
245 | writel(val, fbi->regs + 0x800 + (regno << 2)); |
246 | ret = 0; |
247 | } |
248 | return ret; |
249 | } |
250 | |
251 | static int imxfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue, |
252 | u_int trans, struct fb_info *info) |
253 | { |
254 | struct imxfb_info *fbi = info->par; |
255 | unsigned int val; |
256 | int ret = 1; |
257 | |
258 | /* |
259 | * If inverse mode was selected, invert all the colours |
260 | * rather than the register number. The register number |
261 | * is what you poke into the framebuffer to produce the |
262 | * colour you requested. |
263 | */ |
264 | if (fbi->cmap_inverse) { |
265 | red = 0xffff - red; |
266 | green = 0xffff - green; |
267 | blue = 0xffff - blue; |
268 | } |
269 | |
270 | /* |
271 | * If greyscale is true, then we convert the RGB value |
272 | * to greyscale no mater what visual we are using. |
273 | */ |
274 | if (info->var.grayscale) |
275 | red = green = blue = (19595 * red + 38470 * green + |
276 | 7471 * blue) >> 16; |
277 | |
278 | switch (info->fix.visual) { |
279 | case FB_VISUAL_TRUECOLOR: |
280 | /* |
281 | * 12 or 16-bit True Colour. We encode the RGB value |
282 | * according to the RGB bitfield information. |
283 | */ |
284 | if (regno < 16) { |
285 | u32 *pal = info->pseudo_palette; |
286 | |
287 | val = chan_to_field(red, &info->var.red); |
288 | val |= chan_to_field(green, &info->var.green); |
289 | val |= chan_to_field(blue, &info->var.blue); |
290 | |
291 | pal[regno] = val; |
292 | ret = 0; |
293 | } |
294 | break; |
295 | |
296 | case FB_VISUAL_STATIC_PSEUDOCOLOR: |
297 | case FB_VISUAL_PSEUDOCOLOR: |
298 | ret = imxfb_setpalettereg(regno, red, green, blue, trans, info); |
299 | break; |
300 | } |
301 | |
302 | return ret; |
303 | } |
304 | |
305 | static const struct imx_fb_videomode *imxfb_find_mode(struct imxfb_info *fbi) |
306 | { |
307 | struct imx_fb_videomode *m; |
308 | int i; |
309 | |
310 | for (i = 0, m = &fbi->mode[0]; i < fbi->num_modes; i++, m++) { |
311 | if (!strcmp(m->mode.name, fb_mode)) |
312 | return m; |
313 | } |
314 | return NULL; |
315 | } |
316 | |
317 | /* |
318 | * imxfb_check_var(): |
319 | * Round up in the following order: bits_per_pixel, xres, |
320 | * yres, xres_virtual, yres_virtual, xoffset, yoffset, grayscale, |
321 | * bitfields, horizontal timing, vertical timing. |
322 | */ |
323 | static int imxfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info) |
324 | { |
325 | struct imxfb_info *fbi = info->par; |
326 | struct imxfb_rgb *rgb; |
327 | const struct imx_fb_videomode *imxfb_mode; |
328 | unsigned long lcd_clk; |
329 | unsigned long long tmp; |
330 | u32 pcr = 0; |
331 | |
332 | if (var->xres < MIN_XRES) |
333 | var->xres = MIN_XRES; |
334 | if (var->yres < MIN_YRES) |
335 | var->yres = MIN_YRES; |
336 | |
337 | imxfb_mode = imxfb_find_mode(fbi); |
338 | if (!imxfb_mode) |
339 | return -EINVAL; |
340 | |
341 | var->xres = imxfb_mode->mode.xres; |
342 | var->yres = imxfb_mode->mode.yres; |
343 | var->bits_per_pixel = imxfb_mode->bpp; |
344 | var->pixclock = imxfb_mode->mode.pixclock; |
345 | var->hsync_len = imxfb_mode->mode.hsync_len; |
346 | var->left_margin = imxfb_mode->mode.left_margin; |
347 | var->right_margin = imxfb_mode->mode.right_margin; |
348 | var->vsync_len = imxfb_mode->mode.vsync_len; |
349 | var->upper_margin = imxfb_mode->mode.upper_margin; |
350 | var->lower_margin = imxfb_mode->mode.lower_margin; |
351 | var->sync = imxfb_mode->mode.sync; |
352 | var->xres_virtual = max(var->xres_virtual, var->xres); |
353 | var->yres_virtual = max(var->yres_virtual, var->yres); |
354 | |
355 | pr_debug("var->bits_per_pixel=%d\n", var->bits_per_pixel); |
356 | |
357 | lcd_clk = clk_get_rate(fbi->clk); |
358 | |
359 | tmp = var->pixclock * (unsigned long long)lcd_clk; |
360 | |
361 | do_div(tmp, 1000000); |
362 | |
363 | if (do_div(tmp, 1000000) > 500000) |
364 | tmp++; |
365 | |
366 | pcr = (unsigned int)tmp; |
367 | |
368 | if (--pcr > 0x3F) { |
369 | pcr = 0x3F; |
370 | printk(KERN_WARNING "Must limit pixel clock to %luHz\n", |
371 | lcd_clk / pcr); |
372 | } |
373 | |
374 | switch (var->bits_per_pixel) { |
375 | case 32: |
376 | pcr |= PCR_BPIX_18; |
377 | rgb = &def_rgb_18; |
378 | break; |
379 | case 16: |
380 | default: |
381 | if (cpu_is_mx1()) |
382 | pcr |= PCR_BPIX_12; |
383 | else |
384 | pcr |= PCR_BPIX_16; |
385 | |
386 | if (imxfb_mode->pcr & PCR_TFT) |
387 | rgb = &def_rgb_16_tft; |
388 | else |
389 | rgb = &def_rgb_16_stn; |
390 | break; |
391 | case 8: |
392 | pcr |= PCR_BPIX_8; |
393 | rgb = &def_rgb_8; |
394 | break; |
395 | } |
396 | |
397 | /* add sync polarities */ |
398 | pcr |= imxfb_mode->pcr & ~(0x3f | (7 << 25)); |
399 | |
400 | fbi->pcr = pcr; |
401 | |
402 | /* |
403 | * Copy the RGB parameters for this display |
404 | * from the machine specific parameters. |
405 | */ |
406 | var->red = rgb->red; |
407 | var->green = rgb->green; |
408 | var->blue = rgb->blue; |
409 | var->transp = rgb->transp; |
410 | |
411 | pr_debug("RGBT length = %d:%d:%d:%d\n", |
412 | var->red.length, var->green.length, var->blue.length, |
413 | var->transp.length); |
414 | |
415 | pr_debug("RGBT offset = %d:%d:%d:%d\n", |
416 | var->red.offset, var->green.offset, var->blue.offset, |
417 | var->transp.offset); |
418 | |
419 | return 0; |
420 | } |
421 | |
422 | /* |
423 | * imxfb_set_par(): |
424 | * Set the user defined part of the display for the specified console |
425 | */ |
426 | static int imxfb_set_par(struct fb_info *info) |
427 | { |
428 | struct imxfb_info *fbi = info->par; |
429 | struct fb_var_screeninfo *var = &info->var; |
430 | |
431 | if (var->bits_per_pixel == 16 || var->bits_per_pixel == 32) |
432 | info->fix.visual = FB_VISUAL_TRUECOLOR; |
433 | else if (!fbi->cmap_static) |
434 | info->fix.visual = FB_VISUAL_PSEUDOCOLOR; |
435 | else { |
436 | /* |
437 | * Some people have weird ideas about wanting static |
438 | * pseudocolor maps. I suspect their user space |
439 | * applications are broken. |
440 | */ |
441 | info->fix.visual = FB_VISUAL_STATIC_PSEUDOCOLOR; |
442 | } |
443 | |
444 | info->fix.line_length = var->xres_virtual * var->bits_per_pixel / 8; |
445 | fbi->palette_size = var->bits_per_pixel == 8 ? 256 : 16; |
446 | |
447 | imxfb_activate_var(var, info); |
448 | |
449 | return 0; |
450 | } |
451 | |
452 | static void imxfb_enable_controller(struct imxfb_info *fbi) |
453 | { |
454 | pr_debug("Enabling LCD controller\n"); |
455 | |
456 | writel(fbi->screen_dma, fbi->regs + LCDC_SSA); |
457 | |
458 | /* panning offset 0 (0 pixel offset) */ |
459 | writel(0x00000000, fbi->regs + LCDC_POS); |
460 | |
461 | /* disable hardware cursor */ |
462 | writel(readl(fbi->regs + LCDC_CPOS) & ~(CPOS_CC0 | CPOS_CC1), |
463 | fbi->regs + LCDC_CPOS); |
464 | |
465 | writel(RMCR_LCDC_EN, fbi->regs + LCDC_RMCR); |
466 | |
467 | clk_enable(fbi->clk); |
468 | |
469 | if (fbi->backlight_power) |
470 | fbi->backlight_power(1); |
471 | if (fbi->lcd_power) |
472 | fbi->lcd_power(1); |
473 | } |
474 | |
475 | static void imxfb_disable_controller(struct imxfb_info *fbi) |
476 | { |
477 | pr_debug("Disabling LCD controller\n"); |
478 | |
479 | if (fbi->backlight_power) |
480 | fbi->backlight_power(0); |
481 | if (fbi->lcd_power) |
482 | fbi->lcd_power(0); |
483 | |
484 | clk_disable(fbi->clk); |
485 | |
486 | writel(0, fbi->regs + LCDC_RMCR); |
487 | } |
488 | |
489 | static int imxfb_blank(int blank, struct fb_info *info) |
490 | { |
491 | struct imxfb_info *fbi = info->par; |
492 | |
493 | pr_debug("imxfb_blank: blank=%d\n", blank); |
494 | |
495 | switch (blank) { |
496 | case FB_BLANK_POWERDOWN: |
497 | case FB_BLANK_VSYNC_SUSPEND: |
498 | case FB_BLANK_HSYNC_SUSPEND: |
499 | case FB_BLANK_NORMAL: |
500 | imxfb_disable_controller(fbi); |
501 | break; |
502 | |
503 | case FB_BLANK_UNBLANK: |
504 | imxfb_enable_controller(fbi); |
505 | break; |
506 | } |
507 | return 0; |
508 | } |
509 | |
510 | static struct fb_ops imxfb_ops = { |
511 | .owner = THIS_MODULE, |
512 | .fb_check_var = imxfb_check_var, |
513 | .fb_set_par = imxfb_set_par, |
514 | .fb_setcolreg = imxfb_setcolreg, |
515 | .fb_fillrect = cfb_fillrect, |
516 | .fb_copyarea = cfb_copyarea, |
517 | .fb_imageblit = cfb_imageblit, |
518 | .fb_blank = imxfb_blank, |
519 | }; |
520 | |
521 | /* |
522 | * imxfb_activate_var(): |
523 | * Configures LCD Controller based on entries in var parameter. Settings are |
524 | * only written to the controller if changes were made. |
525 | */ |
526 | static int imxfb_activate_var(struct fb_var_screeninfo *var, struct fb_info *info) |
527 | { |
528 | struct imxfb_info *fbi = info->par; |
529 | |
530 | pr_debug("var: xres=%d hslen=%d lm=%d rm=%d\n", |
531 | var->xres, var->hsync_len, |
532 | var->left_margin, var->right_margin); |
533 | pr_debug("var: yres=%d vslen=%d um=%d bm=%d\n", |
534 | var->yres, var->vsync_len, |
535 | var->upper_margin, var->lower_margin); |
536 | |
537 | #if DEBUG_VAR |
538 | if (var->xres < 16 || var->xres > 1024) |
539 | printk(KERN_ERR "%s: invalid xres %d\n", |
540 | info->fix.id, var->xres); |
541 | if (var->hsync_len < 1 || var->hsync_len > 64) |
542 | printk(KERN_ERR "%s: invalid hsync_len %d\n", |
543 | info->fix.id, var->hsync_len); |
544 | if (var->left_margin > 255) |
545 | printk(KERN_ERR "%s: invalid left_margin %d\n", |
546 | info->fix.id, var->left_margin); |
547 | if (var->right_margin > 255) |
548 | printk(KERN_ERR "%s: invalid right_margin %d\n", |
549 | info->fix.id, var->right_margin); |
550 | if (var->yres < 1 || var->yres > 511) |
551 | printk(KERN_ERR "%s: invalid yres %d\n", |
552 | info->fix.id, var->yres); |
553 | if (var->vsync_len > 100) |
554 | printk(KERN_ERR "%s: invalid vsync_len %d\n", |
555 | info->fix.id, var->vsync_len); |
556 | if (var->upper_margin > 63) |
557 | printk(KERN_ERR "%s: invalid upper_margin %d\n", |
558 | info->fix.id, var->upper_margin); |
559 | if (var->lower_margin > 255) |
560 | printk(KERN_ERR "%s: invalid lower_margin %d\n", |
561 | info->fix.id, var->lower_margin); |
562 | #endif |
563 | |
564 | /* physical screen start address */ |
565 | writel(VPW_VPW(var->xres * var->bits_per_pixel / 8 / 4), |
566 | fbi->regs + LCDC_VPW); |
567 | |
568 | writel(HCR_H_WIDTH(var->hsync_len - 1) | |
569 | HCR_H_WAIT_1(var->right_margin - 1) | |
570 | HCR_H_WAIT_2(var->left_margin - 3), |
571 | fbi->regs + LCDC_HCR); |
572 | |
573 | writel(VCR_V_WIDTH(var->vsync_len) | |
574 | VCR_V_WAIT_1(var->lower_margin) | |
575 | VCR_V_WAIT_2(var->upper_margin), |
576 | fbi->regs + LCDC_VCR); |
577 | |
578 | writel(SIZE_XMAX(var->xres) | SIZE_YMAX(var->yres), |
579 | fbi->regs + LCDC_SIZE); |
580 | |
581 | writel(fbi->pcr, fbi->regs + LCDC_PCR); |
582 | writel(fbi->pwmr, fbi->regs + LCDC_PWMR); |
583 | writel(fbi->lscr1, fbi->regs + LCDC_LSCR1); |
584 | writel(fbi->dmacr, fbi->regs + LCDC_DMACR); |
585 | |
586 | return 0; |
587 | } |
588 | |
589 | #ifdef CONFIG_PM |
590 | /* |
591 | * Power management hooks. Note that we won't be called from IRQ context, |
592 | * unlike the blank functions above, so we may sleep. |
593 | */ |
594 | static int imxfb_suspend(struct platform_device *dev, pm_message_t state) |
595 | { |
596 | struct fb_info *info = platform_get_drvdata(dev); |
597 | struct imxfb_info *fbi = info->par; |
598 | |
599 | pr_debug("%s\n", __func__); |
600 | |
601 | imxfb_disable_controller(fbi); |
602 | return 0; |
603 | } |
604 | |
605 | static int imxfb_resume(struct platform_device *dev) |
606 | { |
607 | struct fb_info *info = platform_get_drvdata(dev); |
608 | struct imxfb_info *fbi = info->par; |
609 | |
610 | pr_debug("%s\n", __func__); |
611 | |
612 | imxfb_enable_controller(fbi); |
613 | return 0; |
614 | } |
615 | #else |
616 | #define imxfb_suspend NULL |
617 | #define imxfb_resume NULL |
618 | #endif |
619 | |
620 | static int __init imxfb_init_fbinfo(struct platform_device *pdev) |
621 | { |
622 | struct imx_fb_platform_data *pdata = pdev->dev.platform_data; |
623 | struct fb_info *info = dev_get_drvdata(&pdev->dev); |
624 | struct imxfb_info *fbi = info->par; |
625 | struct imx_fb_videomode *m; |
626 | int i; |
627 | |
628 | pr_debug("%s\n",__func__); |
629 | |
630 | info->pseudo_palette = kmalloc(sizeof(u32) * 16, GFP_KERNEL); |
631 | if (!info->pseudo_palette) |
632 | return -ENOMEM; |
633 | |
634 | memset(fbi, 0, sizeof(struct imxfb_info)); |
635 | |
636 | strlcpy(info->fix.id, IMX_NAME, sizeof(info->fix.id)); |
637 | |
638 | info->fix.type = FB_TYPE_PACKED_PIXELS; |
639 | info->fix.type_aux = 0; |
640 | info->fix.xpanstep = 0; |
641 | info->fix.ypanstep = 0; |
642 | info->fix.ywrapstep = 0; |
643 | info->fix.accel = FB_ACCEL_NONE; |
644 | |
645 | info->var.nonstd = 0; |
646 | info->var.activate = FB_ACTIVATE_NOW; |
647 | info->var.height = -1; |
648 | info->var.width = -1; |
649 | info->var.accel_flags = 0; |
650 | info->var.vmode = FB_VMODE_NONINTERLACED; |
651 | |
652 | info->fbops = &imxfb_ops; |
653 | info->flags = FBINFO_FLAG_DEFAULT | |
654 | FBINFO_READS_FAST; |
655 | info->var.grayscale = pdata->cmap_greyscale; |
656 | fbi->cmap_inverse = pdata->cmap_inverse; |
657 | fbi->cmap_static = pdata->cmap_static; |
658 | fbi->lscr1 = pdata->lscr1; |
659 | fbi->dmacr = pdata->dmacr; |
660 | fbi->pwmr = pdata->pwmr; |
661 | fbi->lcd_power = pdata->lcd_power; |
662 | fbi->backlight_power = pdata->backlight_power; |
663 | |
664 | for (i = 0, m = &pdata->mode[0]; i < pdata->num_modes; i++, m++) |
665 | info->fix.smem_len = max_t(size_t, info->fix.smem_len, |
666 | m->mode.xres * m->mode.yres * m->bpp / 8); |
667 | |
668 | return 0; |
669 | } |
670 | |
671 | static int __init imxfb_probe(struct platform_device *pdev) |
672 | { |
673 | struct imxfb_info *fbi; |
674 | struct fb_info *info; |
675 | struct imx_fb_platform_data *pdata; |
676 | struct resource *res; |
677 | int ret, i; |
678 | |
679 | dev_info(&pdev->dev, "i.MX Framebuffer driver\n"); |
680 | |
681 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
682 | if (!res) |
683 | return -ENODEV; |
684 | |
685 | pdata = pdev->dev.platform_data; |
686 | if (!pdata) { |
687 | dev_err(&pdev->dev,"No platform_data available\n"); |
688 | return -ENOMEM; |
689 | } |
690 | |
691 | info = framebuffer_alloc(sizeof(struct imxfb_info), &pdev->dev); |
692 | if (!info) |
693 | return -ENOMEM; |
694 | |
695 | fbi = info->par; |
696 | |
697 | if (!fb_mode) |
698 | fb_mode = pdata->mode[0].mode.name; |
699 | |
700 | platform_set_drvdata(pdev, info); |
701 | |
702 | ret = imxfb_init_fbinfo(pdev); |
703 | if (ret < 0) |
704 | goto failed_init; |
705 | |
706 | res = request_mem_region(res->start, resource_size(res), |
707 | DRIVER_NAME); |
708 | if (!res) { |
709 | ret = -EBUSY; |
710 | goto failed_req; |
711 | } |
712 | |
713 | fbi->clk = clk_get(&pdev->dev, NULL); |
714 | if (IS_ERR(fbi->clk)) { |
715 | ret = PTR_ERR(fbi->clk); |
716 | dev_err(&pdev->dev, "unable to get clock: %d\n", ret); |
717 | goto failed_getclock; |
718 | } |
719 | |
720 | fbi->regs = ioremap(res->start, resource_size(res)); |
721 | if (fbi->regs == NULL) { |
722 | dev_err(&pdev->dev, "Cannot map frame buffer registers\n"); |
723 | goto failed_ioremap; |
724 | } |
725 | |
726 | if (!pdata->fixed_screen_cpu) { |
727 | fbi->map_size = PAGE_ALIGN(info->fix.smem_len); |
728 | fbi->map_cpu = dma_alloc_writecombine(&pdev->dev, |
729 | fbi->map_size, &fbi->map_dma, GFP_KERNEL); |
730 | |
731 | if (!fbi->map_cpu) { |
732 | dev_err(&pdev->dev, "Failed to allocate video RAM: %d\n", ret); |
733 | ret = -ENOMEM; |
734 | goto failed_map; |
735 | } |
736 | |
737 | info->screen_base = fbi->map_cpu; |
738 | fbi->screen_cpu = fbi->map_cpu; |
739 | fbi->screen_dma = fbi->map_dma; |
740 | info->fix.smem_start = fbi->screen_dma; |
741 | } else { |
742 | /* Fixed framebuffer mapping enables location of the screen in eSRAM */ |
743 | fbi->map_cpu = pdata->fixed_screen_cpu; |
744 | fbi->map_dma = pdata->fixed_screen_dma; |
745 | info->screen_base = fbi->map_cpu; |
746 | fbi->screen_cpu = fbi->map_cpu; |
747 | fbi->screen_dma = fbi->map_dma; |
748 | info->fix.smem_start = fbi->screen_dma; |
749 | } |
750 | |
751 | if (pdata->init) { |
752 | ret = pdata->init(fbi->pdev); |
753 | if (ret) |
754 | goto failed_platform_init; |
755 | } |
756 | |
757 | fbi->mode = pdata->mode; |
758 | fbi->num_modes = pdata->num_modes; |
759 | |
760 | INIT_LIST_HEAD(&info->modelist); |
761 | for (i = 0; i < pdata->num_modes; i++) |
762 | fb_add_videomode(&pdata->mode[i].mode, &info->modelist); |
763 | |
764 | /* |
765 | * This makes sure that our colour bitfield |
766 | * descriptors are correctly initialised. |
767 | */ |
768 | imxfb_check_var(&info->var, info); |
769 | |
770 | ret = fb_alloc_cmap(&info->cmap, 1 << info->var.bits_per_pixel, 0); |
771 | if (ret < 0) |
772 | goto failed_cmap; |
773 | |
774 | imxfb_set_par(info); |
775 | ret = register_framebuffer(info); |
776 | if (ret < 0) { |
777 | dev_err(&pdev->dev, "failed to register framebuffer\n"); |
778 | goto failed_register; |
779 | } |
780 | |
781 | imxfb_enable_controller(fbi); |
782 | |
783 | return 0; |
784 | |
785 | failed_register: |
786 | fb_dealloc_cmap(&info->cmap); |
787 | failed_cmap: |
788 | if (pdata->exit) |
789 | pdata->exit(fbi->pdev); |
790 | failed_platform_init: |
791 | if (!pdata->fixed_screen_cpu) |
792 | dma_free_writecombine(&pdev->dev,fbi->map_size,fbi->map_cpu, |
793 | fbi->map_dma); |
794 | failed_map: |
795 | clk_put(fbi->clk); |
796 | failed_getclock: |
797 | iounmap(fbi->regs); |
798 | failed_ioremap: |
799 | release_mem_region(res->start, resource_size(res)); |
800 | failed_req: |
801 | kfree(info->pseudo_palette); |
802 | failed_init: |
803 | platform_set_drvdata(pdev, NULL); |
804 | framebuffer_release(info); |
805 | return ret; |
806 | } |
807 | |
808 | static int __devexit imxfb_remove(struct platform_device *pdev) |
809 | { |
810 | struct imx_fb_platform_data *pdata; |
811 | struct fb_info *info = platform_get_drvdata(pdev); |
812 | struct imxfb_info *fbi = info->par; |
813 | struct resource *res; |
814 | |
815 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
816 | |
817 | imxfb_disable_controller(fbi); |
818 | |
819 | unregister_framebuffer(info); |
820 | |
821 | pdata = pdev->dev.platform_data; |
822 | if (pdata->exit) |
823 | pdata->exit(fbi->pdev); |
824 | |
825 | fb_dealloc_cmap(&info->cmap); |
826 | kfree(info->pseudo_palette); |
827 | framebuffer_release(info); |
828 | |
829 | iounmap(fbi->regs); |
830 | release_mem_region(res->start, resource_size(res)); |
831 | clk_disable(fbi->clk); |
832 | clk_put(fbi->clk); |
833 | |
834 | platform_set_drvdata(pdev, NULL); |
835 | |
836 | return 0; |
837 | } |
838 | |
839 | void imxfb_shutdown(struct platform_device * dev) |
840 | { |
841 | struct fb_info *info = platform_get_drvdata(dev); |
842 | struct imxfb_info *fbi = info->par; |
843 | imxfb_disable_controller(fbi); |
844 | } |
845 | |
846 | static struct platform_driver imxfb_driver = { |
847 | .suspend = imxfb_suspend, |
848 | .resume = imxfb_resume, |
849 | .remove = __devexit_p(imxfb_remove), |
850 | .shutdown = imxfb_shutdown, |
851 | .driver = { |
852 | .name = DRIVER_NAME, |
853 | }, |
854 | }; |
855 | |
856 | static int imxfb_setup(void) |
857 | { |
858 | #ifndef MODULE |
859 | char *opt, *options = NULL; |
860 | |
861 | if (fb_get_options("imxfb", &options)) |
862 | return -ENODEV; |
863 | |
864 | if (!options || !*options) |
865 | return 0; |
866 | |
867 | while ((opt = strsep(&options, ",")) != NULL) { |
868 | if (!*opt) |
869 | continue; |
870 | else |
871 | fb_mode = opt; |
872 | } |
873 | #endif |
874 | return 0; |
875 | } |
876 | |
877 | int __init imxfb_init(void) |
878 | { |
879 | int ret = imxfb_setup(); |
880 | |
881 | if (ret < 0) |
882 | return ret; |
883 | |
884 | return platform_driver_probe(&imxfb_driver, imxfb_probe); |
885 | } |
886 | |
887 | static void __exit imxfb_cleanup(void) |
888 | { |
889 | platform_driver_unregister(&imxfb_driver); |
890 | } |
891 | |
892 | module_init(imxfb_init); |
893 | module_exit(imxfb_cleanup); |
894 | |
895 | MODULE_DESCRIPTION("Motorola i.MX framebuffer driver"); |
896 | MODULE_AUTHOR("Sascha Hauer, Pengutronix"); |
897 | MODULE_LICENSE("GPL"); |
898 |
Branches:
ben-wpan
ben-wpan-stefan
javiroman/ks7010
jz-2.6.34
jz-2.6.34-rc5
jz-2.6.34-rc6
jz-2.6.34-rc7
jz-2.6.35
jz-2.6.36
jz-2.6.37
jz-2.6.38
jz-2.6.39
jz-3.0
jz-3.1
jz-3.11
jz-3.12
jz-3.13
jz-3.15
jz-3.16
jz-3.18-dt
jz-3.2
jz-3.3
jz-3.4
jz-3.5
jz-3.6
jz-3.6-rc2-pwm
jz-3.9
jz-3.9-clk
jz-3.9-rc8
jz47xx
jz47xx-2.6.38
master
Tags:
od-2011-09-04
od-2011-09-18
v2.6.34-rc5
v2.6.34-rc6
v2.6.34-rc7
v3.9