Root/
1 | #define PHY_ID_BCM50610 0x0143bd60 |
2 | #define PHY_ID_BCM50610M 0x0143bd70 |
3 | #define PHY_ID_BCM5241 0x0143bc30 |
4 | #define PHY_ID_BCMAC131 0x0143bc70 |
5 | #define PHY_ID_BCM5481 0x0143bca0 |
6 | #define PHY_ID_BCM5482 0x0143bcb0 |
7 | #define PHY_ID_BCM5411 0x00206070 |
8 | #define PHY_ID_BCM5421 0x002060e0 |
9 | #define PHY_ID_BCM5464 0x002060b0 |
10 | #define PHY_ID_BCM5461 0x002060c0 |
11 | #define PHY_ID_BCM57780 0x03625d90 |
12 | |
13 | #define PHY_BCM_OUI_MASK 0xfffffc00 |
14 | #define PHY_BCM_OUI_1 0x00206000 |
15 | #define PHY_BCM_OUI_2 0x0143bc00 |
16 | #define PHY_BCM_OUI_3 0x03625c00 |
17 | |
18 | |
19 | #define PHY_BCM_FLAGS_MODE_COPPER 0x00000001 |
20 | #define PHY_BCM_FLAGS_MODE_1000BX 0x00000002 |
21 | #define PHY_BCM_FLAGS_INTF_SGMII 0x00000010 |
22 | #define PHY_BCM_FLAGS_INTF_XAUI 0x00000020 |
23 | #define PHY_BRCM_WIRESPEED_ENABLE 0x00000100 |
24 | #define PHY_BRCM_AUTO_PWRDWN_ENABLE 0x00000200 |
25 | #define PHY_BRCM_RX_REFCLK_UNUSED 0x00000400 |
26 | #define PHY_BRCM_STD_IBND_DISABLE 0x00000800 |
27 | #define PHY_BRCM_EXT_IBND_RX_ENABLE 0x00001000 |
28 | #define PHY_BRCM_EXT_IBND_TX_ENABLE 0x00002000 |
29 | #define PHY_BRCM_CLEAR_RGMII_MODE 0x00004000 |
30 | #define PHY_BRCM_DIS_TXCRXC_NOENRGY 0x00008000 |
31 | #define PHY_BCM_FLAGS_VALID 0x80000000 |
32 |
Branches:
ben-wpan
ben-wpan-stefan
javiroman/ks7010
jz-2.6.34
jz-2.6.34-rc5
jz-2.6.34-rc6
jz-2.6.34-rc7
jz-2.6.35
jz-2.6.36
jz-2.6.37
jz-2.6.38
jz-2.6.39
jz-3.0
jz-3.1
jz-3.11
jz-3.12
jz-3.13
jz-3.15
jz-3.16
jz-3.18-dt
jz-3.2
jz-3.3
jz-3.4
jz-3.5
jz-3.6
jz-3.6-rc2-pwm
jz-3.9
jz-3.9-clk
jz-3.9-rc8
jz47xx
jz47xx-2.6.38
master
Tags:
od-2011-09-04
od-2011-09-18
v2.6.34-rc5
v2.6.34-rc6
v2.6.34-rc7
v3.9