Root/
1 | /* |
2 | * PCAP2 Regulator Driver |
3 | * |
4 | * Copyright (c) 2009 Daniel Ribeiro <drwyrm@gmail.com> |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it |
7 | * under the terms of the GNU General Public License as published by the |
8 | * Free Software Foundation; either version 2 of the License, or (at your |
9 | * option) any later version. |
10 | */ |
11 | |
12 | #include <linux/kernel.h> |
13 | #include <linux/module.h> |
14 | #include <linux/init.h> |
15 | #include <linux/err.h> |
16 | #include <linux/platform_device.h> |
17 | #include <linux/regulator/driver.h> |
18 | #include <linux/regulator/machine.h> |
19 | #include <linux/mfd/ezx-pcap.h> |
20 | |
21 | static const unsigned int V1_table[] = { |
22 | 2775000, 1275000, 1600000, 1725000, 1825000, 1925000, 2075000, 2275000, |
23 | }; |
24 | |
25 | static const unsigned int V2_table[] = { |
26 | 2500000, 2775000, |
27 | }; |
28 | |
29 | static const unsigned int V3_table[] = { |
30 | 1075000, 1275000, 1550000, 1725000, 1876000, 1950000, 2075000, 2275000, |
31 | }; |
32 | |
33 | static const unsigned int V4_table[] = { |
34 | 1275000, 1550000, 1725000, 1875000, 1950000, 2075000, 2275000, 2775000, |
35 | }; |
36 | |
37 | static const unsigned int V5_table[] = { |
38 | 1875000, 2275000, 2475000, 2775000, |
39 | }; |
40 | |
41 | static const unsigned int V6_table[] = { |
42 | 2475000, 2775000, |
43 | }; |
44 | |
45 | static const unsigned int V7_table[] = { |
46 | 1875000, 2775000, |
47 | }; |
48 | |
49 | #define V8_table V4_table |
50 | |
51 | static const unsigned int V9_table[] = { |
52 | 1575000, 1875000, 2475000, 2775000, |
53 | }; |
54 | |
55 | static const unsigned int V10_table[] = { |
56 | 5000000, |
57 | }; |
58 | |
59 | static const unsigned int VAUX1_table[] = { |
60 | 1875000, 2475000, 2775000, 3000000, |
61 | }; |
62 | |
63 | #define VAUX2_table VAUX1_table |
64 | |
65 | static const unsigned int VAUX3_table[] = { |
66 | 1200000, 1200000, 1200000, 1200000, 1400000, 1600000, 1800000, 2000000, |
67 | 2200000, 2400000, 2600000, 2800000, 3000000, 3200000, 3400000, 3600000, |
68 | }; |
69 | |
70 | static const unsigned int VAUX4_table[] = { |
71 | 1800000, 1800000, 3000000, 5000000, |
72 | }; |
73 | |
74 | static const unsigned int VSIM_table[] = { |
75 | 1875000, 3000000, |
76 | }; |
77 | |
78 | static const unsigned int VSIM2_table[] = { |
79 | 1875000, |
80 | }; |
81 | |
82 | static const unsigned int VVIB_table[] = { |
83 | 1300000, 1800000, 2000000, 3000000, |
84 | }; |
85 | |
86 | static const unsigned int SW1_table[] = { |
87 | 900000, 950000, 1000000, 1050000, 1100000, 1150000, 1200000, 1250000, |
88 | 1300000, 1350000, 1400000, 1450000, 1500000, 1600000, 1875000, 2250000, |
89 | }; |
90 | |
91 | #define SW2_table SW1_table |
92 | |
93 | static const unsigned int SW3_table[] = { |
94 | 4000000, 4500000, 5000000, 5500000, |
95 | }; |
96 | |
97 | struct pcap_regulator { |
98 | const u8 reg; |
99 | const u8 en; |
100 | const u8 index; |
101 | const u8 stby; |
102 | const u8 lowpwr; |
103 | }; |
104 | |
105 | #define NA 0xff |
106 | |
107 | #define VREG_INFO(_vreg, _reg, _en, _index, _stby, _lowpwr) \ |
108 | [_vreg] = { \ |
109 | .reg = _reg, \ |
110 | .en = _en, \ |
111 | .index = _index, \ |
112 | .stby = _stby, \ |
113 | .lowpwr = _lowpwr, \ |
114 | } |
115 | |
116 | static struct pcap_regulator vreg_table[] = { |
117 | VREG_INFO(V1, PCAP_REG_VREG1, 1, 2, 18, 0), |
118 | VREG_INFO(V2, PCAP_REG_VREG1, 5, 6, 19, 22), |
119 | VREG_INFO(V3, PCAP_REG_VREG1, 7, 8, 20, 23), |
120 | VREG_INFO(V4, PCAP_REG_VREG1, 11, 12, 21, 24), |
121 | /* V5 STBY and LOWPWR are on PCAP_REG_VREG2 */ |
122 | VREG_INFO(V5, PCAP_REG_VREG1, 15, 16, 12, 19), |
123 | |
124 | VREG_INFO(V6, PCAP_REG_VREG2, 1, 2, 14, 20), |
125 | VREG_INFO(V7, PCAP_REG_VREG2, 3, 4, 15, 21), |
126 | VREG_INFO(V8, PCAP_REG_VREG2, 5, 6, 16, 22), |
127 | VREG_INFO(V9, PCAP_REG_VREG2, 9, 10, 17, 23), |
128 | VREG_INFO(V10, PCAP_REG_VREG2, 10, NA, 18, 24), |
129 | |
130 | VREG_INFO(VAUX1, PCAP_REG_AUXVREG, 1, 2, 22, 23), |
131 | /* VAUX2 ... VSIM2 STBY and LOWPWR are on PCAP_REG_LOWPWR */ |
132 | VREG_INFO(VAUX2, PCAP_REG_AUXVREG, 4, 5, 0, 1), |
133 | VREG_INFO(VAUX3, PCAP_REG_AUXVREG, 7, 8, 2, 3), |
134 | VREG_INFO(VAUX4, PCAP_REG_AUXVREG, 12, 13, 4, 5), |
135 | VREG_INFO(VSIM, PCAP_REG_AUXVREG, 17, 18, NA, 6), |
136 | VREG_INFO(VSIM2, PCAP_REG_AUXVREG, 16, NA, NA, 7), |
137 | VREG_INFO(VVIB, PCAP_REG_AUXVREG, 19, 20, NA, NA), |
138 | |
139 | VREG_INFO(SW1, PCAP_REG_SWCTRL, 1, 2, NA, NA), |
140 | VREG_INFO(SW2, PCAP_REG_SWCTRL, 6, 7, NA, NA), |
141 | /* SW3 STBY is on PCAP_REG_AUXVREG */ |
142 | VREG_INFO(SW3, PCAP_REG_SWCTRL, 11, 12, 24, NA), |
143 | |
144 | /* SWxS used to control SWx voltage on standby */ |
145 | /* VREG_INFO(SW1S, PCAP_REG_LOWPWR, NA, 12, NA, NA), |
146 | VREG_INFO(SW2S, PCAP_REG_LOWPWR, NA, 20, NA, NA), */ |
147 | }; |
148 | |
149 | static int pcap_regulator_set_voltage_sel(struct regulator_dev *rdev, |
150 | unsigned selector) |
151 | { |
152 | struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; |
153 | void *pcap = rdev_get_drvdata(rdev); |
154 | |
155 | /* the regulator doesn't support voltage switching */ |
156 | if (rdev->desc->n_voltages == 1) |
157 | return -EINVAL; |
158 | |
159 | return ezx_pcap_set_bits(pcap, vreg->reg, |
160 | (rdev->desc->n_voltages - 1) << vreg->index, |
161 | selector << vreg->index); |
162 | } |
163 | |
164 | static int pcap_regulator_get_voltage_sel(struct regulator_dev *rdev) |
165 | { |
166 | struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; |
167 | void *pcap = rdev_get_drvdata(rdev); |
168 | u32 tmp; |
169 | |
170 | if (rdev->desc->n_voltages == 1) |
171 | return 0; |
172 | |
173 | ezx_pcap_read(pcap, vreg->reg, &tmp); |
174 | tmp = ((tmp >> vreg->index) & (rdev->desc->n_voltages - 1)); |
175 | return tmp; |
176 | } |
177 | |
178 | static int pcap_regulator_enable(struct regulator_dev *rdev) |
179 | { |
180 | struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; |
181 | void *pcap = rdev_get_drvdata(rdev); |
182 | |
183 | if (vreg->en == NA) |
184 | return -EINVAL; |
185 | |
186 | return ezx_pcap_set_bits(pcap, vreg->reg, 1 << vreg->en, 1 << vreg->en); |
187 | } |
188 | |
189 | static int pcap_regulator_disable(struct regulator_dev *rdev) |
190 | { |
191 | struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; |
192 | void *pcap = rdev_get_drvdata(rdev); |
193 | |
194 | if (vreg->en == NA) |
195 | return -EINVAL; |
196 | |
197 | return ezx_pcap_set_bits(pcap, vreg->reg, 1 << vreg->en, 0); |
198 | } |
199 | |
200 | static int pcap_regulator_is_enabled(struct regulator_dev *rdev) |
201 | { |
202 | struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; |
203 | void *pcap = rdev_get_drvdata(rdev); |
204 | u32 tmp; |
205 | |
206 | if (vreg->en == NA) |
207 | return -EINVAL; |
208 | |
209 | ezx_pcap_read(pcap, vreg->reg, &tmp); |
210 | return (tmp >> vreg->en) & 1; |
211 | } |
212 | |
213 | static struct regulator_ops pcap_regulator_ops = { |
214 | .list_voltage = regulator_list_voltage_table, |
215 | .set_voltage_sel = pcap_regulator_set_voltage_sel, |
216 | .get_voltage_sel = pcap_regulator_get_voltage_sel, |
217 | .enable = pcap_regulator_enable, |
218 | .disable = pcap_regulator_disable, |
219 | .is_enabled = pcap_regulator_is_enabled, |
220 | }; |
221 | |
222 | #define VREG(_vreg) \ |
223 | [_vreg] = { \ |
224 | .name = #_vreg, \ |
225 | .id = _vreg, \ |
226 | .n_voltages = ARRAY_SIZE(_vreg##_table), \ |
227 | .volt_table = _vreg##_table, \ |
228 | .ops = &pcap_regulator_ops, \ |
229 | .type = REGULATOR_VOLTAGE, \ |
230 | .owner = THIS_MODULE, \ |
231 | } |
232 | |
233 | static const struct regulator_desc pcap_regulators[] = { |
234 | VREG(V1), VREG(V2), VREG(V3), VREG(V4), VREG(V5), VREG(V6), VREG(V7), |
235 | VREG(V8), VREG(V9), VREG(V10), VREG(VAUX1), VREG(VAUX2), VREG(VAUX3), |
236 | VREG(VAUX4), VREG(VSIM), VREG(VSIM2), VREG(VVIB), VREG(SW1), VREG(SW2), |
237 | }; |
238 | |
239 | static int pcap_regulator_probe(struct platform_device *pdev) |
240 | { |
241 | struct regulator_dev *rdev; |
242 | void *pcap = dev_get_drvdata(pdev->dev.parent); |
243 | struct regulator_config config = { }; |
244 | |
245 | config.dev = &pdev->dev; |
246 | config.init_data = pdev->dev.platform_data; |
247 | config.driver_data = pcap; |
248 | |
249 | rdev = regulator_register(&pcap_regulators[pdev->id], &config); |
250 | if (IS_ERR(rdev)) |
251 | return PTR_ERR(rdev); |
252 | |
253 | platform_set_drvdata(pdev, rdev); |
254 | |
255 | return 0; |
256 | } |
257 | |
258 | static int pcap_regulator_remove(struct platform_device *pdev) |
259 | { |
260 | struct regulator_dev *rdev = platform_get_drvdata(pdev); |
261 | |
262 | regulator_unregister(rdev); |
263 | platform_set_drvdata(pdev, NULL); |
264 | |
265 | return 0; |
266 | } |
267 | |
268 | static struct platform_driver pcap_regulator_driver = { |
269 | .driver = { |
270 | .name = "pcap-regulator", |
271 | .owner = THIS_MODULE, |
272 | }, |
273 | .probe = pcap_regulator_probe, |
274 | .remove = pcap_regulator_remove, |
275 | }; |
276 | |
277 | static int __init pcap_regulator_init(void) |
278 | { |
279 | return platform_driver_register(&pcap_regulator_driver); |
280 | } |
281 | |
282 | static void __exit pcap_regulator_exit(void) |
283 | { |
284 | platform_driver_unregister(&pcap_regulator_driver); |
285 | } |
286 | |
287 | subsys_initcall(pcap_regulator_init); |
288 | module_exit(pcap_regulator_exit); |
289 | |
290 | MODULE_AUTHOR("Daniel Ribeiro <drwyrm@gmail.com>"); |
291 | MODULE_DESCRIPTION("PCAP2 Regulator Driver"); |
292 | MODULE_LICENSE("GPL"); |
293 |
Branches:
ben-wpan
ben-wpan-stefan
javiroman/ks7010
jz-2.6.34
jz-2.6.34-rc5
jz-2.6.34-rc6
jz-2.6.34-rc7
jz-2.6.35
jz-2.6.36
jz-2.6.37
jz-2.6.38
jz-2.6.39
jz-3.0
jz-3.1
jz-3.11
jz-3.12
jz-3.13
jz-3.15
jz-3.16
jz-3.18-dt
jz-3.2
jz-3.3
jz-3.4
jz-3.5
jz-3.6
jz-3.6-rc2-pwm
jz-3.9
jz-3.9-clk
jz-3.9-rc8
jz47xx
jz47xx-2.6.38
master
Tags:
od-2011-09-04
od-2011-09-18
v2.6.34-rc5
v2.6.34-rc6
v2.6.34-rc7
v3.9